Searched refs:RLC_LB_CNTL (Results 1 – 7 of 7) sorted by relevance
| /Linux-v4.19/drivers/gpu/drm/radeon/ |
| D | sid.h | 1304 #define RLC_LB_CNTL 0xC30C macro
|
| D | cikd.h | 1403 #define RLC_LB_CNTL 0xC364 macro
|
| D | si.c | 5848 tmp = RREG32(RLC_LB_CNTL); in si_enable_lbpw()
5853 WREG32(RLC_LB_CNTL, tmp); in si_enable_lbpw()
5878 WREG32(RLC_LB_CNTL, 0); in si_rlc_resume()
|
| D | cik.c | 5784 tmp = RREG32(RLC_LB_CNTL); in cik_enable_lbpw()
5789 WREG32(RLC_LB_CNTL, tmp); in cik_enable_lbpw()
5945 WREG32(RLC_LB_CNTL, 0x80000004); in cik_rlc_resume()
|
| /Linux-v4.19/drivers/gpu/drm/amd/amdgpu/ |
| D | sid.h | 1333 #define RLC_LB_CNTL 0x30C3 macro
|
| D | gfx_v9_0.c | 847 data |= REG_SET_FIELD(data, RLC_LB_CNTL, CU_MASK_USED_OFF_HYST, 0x09); in gfx_v9_0_init_lbpw()
848 data |= REG_SET_FIELD(data, RLC_LB_CNTL, RESERVED, 0x80000); in gfx_v9_0_init_lbpw()
855 WREG32_FIELD15(GC, 0, RLC_LB_CNTL, LOAD_BALANCE_ENABLE, enable ? 1 : 0); in gfx_v9_0_enable_lbpw()
|
| D | gfx_v6_0.c | 2451 WREG32_FIELD(RLC_LB_CNTL, LOAD_BALANCE_ENABLE, enable ? 1 : 0); in gfx_v6_0_enable_lbpw()
|
