Home
last modified time | relevance | path

Searched refs:PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT (Results 1 – 4 of 4) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h8386 #define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0x0000000f macro
Ddce_8_0_sh_mask.h2042 #define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0xf macro
Ddce_10_0_sh_mask.h11592 #define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0xf macro
Ddce_11_0_sh_mask.h11404 #define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0xf macro