Home
last modified time | relevance | path

Searched refs:PIPE_CONTROL_CS_STALL (Results 1 – 4 of 4) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_gpu_commands.h202 #define PIPE_CONTROL_CS_STALL (1<<20) macro
Dintel_lrc.c1438 PIPE_CONTROL_CS_STALL | in gen8_emit_flush_coherentl3_wa()
1479 PIPE_CONTROL_CS_STALL | in gen8_init_indirectctx_bb()
1556 PIPE_CONTROL_CS_STALL | in gen9_init_indirectctx_bb()
1606 PIPE_CONTROL_CS_STALL, in gen10_init_indirectctx_bb()
2137 flags |= PIPE_CONTROL_CS_STALL; in gen8_emit_flush_render()
2190 cs = gen8_emit_pipe_control(cs, PIPE_CONTROL_CS_STALL, 0); in gen8_emit_flush_render()
Dintel_ringbuffer.c190 *cs++ = PIPE_CONTROL_CS_STALL | PIPE_CONTROL_STALL_AT_SCOREBOARD; in intel_emit_post_sync_nonzero_flush()
236 flags |= PIPE_CONTROL_CS_STALL; in gen6_render_ring_flush()
248 flags |= PIPE_CONTROL_QW_WRITE | PIPE_CONTROL_CS_STALL; in gen6_render_ring_flush()
274 *cs++ = PIPE_CONTROL_CS_STALL | PIPE_CONTROL_STALL_AT_SCOREBOARD; in gen7_render_ring_cs_stall_wa()
297 flags |= PIPE_CONTROL_CS_STALL; in gen7_render_ring_flush()
Dintel_ringbuffer.h1054 *cs++ = PIPE_CONTROL_GLOBAL_GTT_IVB | PIPE_CONTROL_CS_STALL | in gen8_emit_ggtt_write_rcs()