Home
last modified time | relevance | path

Searched refs:PCP (Results 1 – 8 of 8) sorted by relevance

/Linux-v4.19/drivers/net/ethernet/mellanox/mlxsw/
Dspectrum_acl_flex_keys.c13 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x08, 13, 3),
21 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x08, 13, 3),
54 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x08, 29, 3),
130 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x00, 0, 3),
136 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x00, 0, 3),
Dcore_acl_flex_keys.h83 MLXSW_AFK_ELEMENT_INFO_U32(PCP, 0x10, 20, 3),
/Linux-v4.19/Documentation/devicetree/bindings/clock/
Dxgene.txt10 "apm,xgene-pcppll-clock" - for a X-Gene PCP PLL clock
14 "apm,xgene-pcppll-v2-clock" - for a X-Gene PCP PLL v2 clock
16 Required properties for SoC or PCP PLL clocks:
/Linux-v4.19/drivers/gpu/drm/radeon/
Dsumod.h40 # define PCP(x) ((x) << 8) macro
Dsumo_dpm.c199 rcu_pwr_gating_cntl |= PCP(0x77); in sumo_gfx_powergating_initialize()
229 rcu_pwr_gating_cntl |= PCP(0x77); in sumo_gfx_powergating_initialize()
255 rcu_pwr_gating_cntl |= PCP(0x77); in sumo_gfx_powergating_initialize()
/Linux-v4.19/Documentation/devicetree/bindings/edac/
Dapm-xgene-edac.txt23 - reg : First resource shall be the CPU bus (PCP) resource.
/Linux-v4.19/drivers/staging/fsl-dpaa2/ethsw/
Ddpsw.c524 dpsw_set_field(tmp_conf, PCP, cfg->pcp); in dpsw_if_set_tci()
/Linux-v4.19/sound/pci/
DKconfig589 FM801 chip with a TEA5757 tuner (MediaForte SF256-PCS, SF256-PCP and