Home
last modified time | relevance | path

Searched refs:OSC (Results 1 – 9 of 9) sorted by relevance

/Linux-v4.19/drivers/clk/loongson1/
Dclk-loongson1c.c16 #define OSC (24 * 1000000) macro
28 rate *= OSC; in ls1x_pll_recalc_rate()
49 hw = clk_hw_register_fixed_rate(NULL, "osc_clk", NULL, 0, OSC); in ls1x_clk_init()
Dclk-loongson1b.c18 #define OSC (33 * 1000000) macro
30 rate *= OSC; in ls1x_pll_recalc_rate()
48 hw = clk_hw_register_fixed_rate(NULL, "osc_clk", NULL, 0, OSC); in ls1x_clk_init()
/Linux-v4.19/drivers/clk/versatile/
DKconfig25 bool "Clock driver for Versatile Express OSC clock generators"
/Linux-v4.19/arch/alpha/kernel/
Dsmc37c93x.c55 #define OSC 0x24 macro
/Linux-v4.19/Documentation/devicetree/bindings/pci/
Drockchip-pcie-host.txt57 using 24MHz OSC for RC's PHY.
/Linux-v4.19/Documentation/scsi/
Dosd.txt35 available from Ohio Supercomputer Center (OSC) at:
/Linux-v4.19/drivers/clk/nxp/
Dclk-lpc32xx.c207 LPC32XX_CLK_DEFINE(OSC, "osc", CLK_IGNORE_UNUSED, LPC32XX_CLK_XTAL),
1232 LPC32XX_DEFINE_GATE(OSC, OSC_CTRL, 0, CLK_GATE_SET_TO_DISABLE),
/Linux-v4.19/drivers/pinctrl/tegra/
Dpinctrl-tegra20.c2062 MUX_PG(cdev1, OSC, PLLA_OUT, PLLM_OUT1, AUDIO_SYNC, 0x14, 4, 0x88, 2, 0xa8, 0),
2063 MUX_PG(cdev2, OSC, AHB_CLK, APB_CLK, PLLP_OUT4, 0x14, 5, 0x88, 4, 0xa8, 2),
/Linux-v4.19/arch/arm/boot/dts/
Dsun8i-a83t.dtsi163 * This is called "internal OSC" in some places.