Searched refs:MDREFR (Results 1 – 10 of 10) sorted by relevance
| /Linux-v4.19/drivers/cpufreq/ |
| D | sa1110-cpufreq.c | 181 sd->mdrefr = MDREFR & 0xffbffff0; in sdram_calculate_timing()
203 MDREFR = (MDREFR & 0xffff000f) | (dri << 4); in sdram_set_refresh()
204 (void) MDREFR; in sdram_set_refresh()
|
| /Linux-v4.19/arch/arm/mach-sa1100/ |
| D | sleep.S | 36 ldr r6, =MDREFR
124 @ Step 2 clear DRI field in MDREFR
127 @ Step 3 set SLFRSH bit in MDREFR
|
| /Linux-v4.19/arch/arm/mach-pxa/ |
| D | h5000.c | 181 __raw_writel(__raw_readl(MDREFR) | 0x02080000, MDREFR); in fix_msc()
|
| D | pxa27x.c | 117 sleep_save[SLEEP_SAVE_MDREFR] = __raw_readl(MDREFR); in pxa27x_cpu_pm_save()
125 __raw_writel(sleep_save[SLEEP_SAVE_MDREFR], MDREFR); in pxa27x_cpu_pm_restore()
|
| D | reset.c | 90 writel_relaxed(MDREFR_SLFRSH, MDREFR); in do_hw_reset()
|
| D | sleep.S | 55 ldr r4, =MDREFR
96 ldr r4, =MDREFR
|
| /Linux-v4.19/arch/arm/mach-pxa/include/mach/ |
| D | smemc.h | 19 #define MDREFR (SMEMC_VIRT + 0x04) /* SDRAM Refresh Control Register */ macro
|
| /Linux-v4.19/drivers/clk/pxa/ |
| D | clk-pxa25x.c | 274 pxa2xx_cpll_change(&pxa25x_freqs[i], mdrefr_dri, MDREFR, CCCR); in clk_pxa25x_cpll_set_rate()
|
| D | clk-pxa27x.c | 267 pxa2xx_cpll_change(&pxa27x_freqs[i], mdrefr_dri, MDREFR, CCCR); in clk_pxa27x_cpll_set_rate()
|
| /Linux-v4.19/arch/arm/mach-sa1100/include/mach/ |
| D | SA-1100.h | 1541 #define MDREFR __REG(0xA000001C) macro
|
