Home
last modified time | relevance | path

Searched refs:IS_SKYLAKE (Results 1 – 24 of 24) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/i915/gvt/
Ddisplay.c201 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) { in emulate_monitor_status_change()
276 if ((IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) && in emulate_monitor_status_change()
456 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) in intel_vgpu_clean_display()
478 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) in intel_vgpu_init_display()
Dfb_decoder.c154 if (IS_SKYLAKE(dev_priv) in intel_vgpu_get_stride()
220 if (IS_SKYLAKE(dev_priv) in intel_vgpu_decode_primary_plane()
263 (IS_SKYLAKE(dev_priv) in intel_vgpu_decode_primary_plane()
Dmmio_context.c367 if (ring_id == RCS && (IS_SKYLAKE(dev_priv) || in handle_tlb_pending_event()
471 if (IS_SKYLAKE(dev_priv) in switch_mmio()
579 if (IS_SKYLAKE(gvt->dev_priv) || in intel_gvt_init_engine_mmio_context()
Ddmabuf.c167 if (IS_SKYLAKE(dev_priv) in vgpu_create_gem()
Dinterrupt.c584 } else if (IS_SKYLAKE(gvt->dev_priv) in gen8_init_irq()
Dhandlers.c54 else if (IS_SKYLAKE(gvt->dev_priv)) in intel_gvt_get_device_type()
284 if (IS_SKYLAKE(vgpu->gvt->dev_priv) in mul_force_wake_write()
891 if ((IS_SKYLAKE(vgpu->gvt->dev_priv) in dp_aux_ch_ctl_mmio_write()
1407 if (IS_SKYLAKE(vgpu->gvt->dev_priv) in mailbox_write()
1431 if (IS_SKYLAKE(vgpu->gvt->dev_priv) in mailbox_write()
3314 } else if (IS_SKYLAKE(dev_priv) in intel_gvt_setup_mmio_info()
Dcmd_parser.c1283 if (IS_SKYLAKE(dev_priv) in gen8_check_mi_display_flip()
1313 if (IS_SKYLAKE(dev_priv) in gen8_update_plane_mmio_from_mi_display_flip()
1339 if (IS_SKYLAKE(dev_priv) in decode_mi_display_flip()
Dscheduler.c912 bool need_force_wake = IS_SKYLAKE(gvt->dev_priv) in workload_thread()
/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_gvt.c46 if (IS_SKYLAKE(dev_priv)) in is_supported_device()
Dintel_csr.c195 if (IS_SKYLAKE(dev_priv)) { in intel_get_stepping_info()
310 } else if (IS_SKYLAKE(dev_priv)) { in parse_csr_fw()
467 else if (IS_SKYLAKE(dev_priv)) in intel_csr_ucode_init()
Dintel_workarounds.c274 if (IS_SKYLAKE(dev_priv) || in gen9_ctx_workarounds_init()
526 else if (IS_SKYLAKE(dev_priv)) in intel_ctx_workarounds_init()
918 else if (IS_SKYLAKE(dev_priv)) in intel_gt_workarounds_apply()
1030 else if (IS_SKYLAKE(i915)) in whitelist_build()
Dintel_huc_fw.c67 } else if (IS_SKYLAKE(dev_priv)) { in huc_fw_select()
Dintel_guc_fw.c68 } else if (IS_SKYLAKE(dev_priv)) { in guc_fw_select()
Dintel_atomic.c341 !IS_SKYLAKE(dev_priv)) in intel_atomic_setup_scalers()
Di915_drv.c169 WARN_ON(!IS_SKYLAKE(dev_priv) && !IS_KABYLAKE(dev_priv)); in intel_pch_type()
173 WARN_ON(!IS_SKYLAKE(dev_priv) && !IS_KABYLAKE(dev_priv)); in intel_pch_type()
177 WARN_ON(!IS_SKYLAKE(dev_priv) && !IS_KABYLAKE(dev_priv) && in intel_pch_type()
227 else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) in intel_virt_detect_pch()
Di915_drv.h2364 #define IS_SKYLAKE(dev_priv) IS_PLATFORM(dev_priv, INTEL_SKYLAKE) macro
2406 #define IS_SKL_GT2(dev_priv) (IS_SKYLAKE(dev_priv) && \
2408 #define IS_SKL_GT3(dev_priv) (IS_SKYLAKE(dev_priv) && \
2410 #define IS_SKL_GT4(dev_priv) (IS_SKYLAKE(dev_priv) && \
2436 #define IS_SKL_REVID(p, since, until) (IS_SKYLAKE(p) && IS_REVID(p, since, until))
Dintel_hdcp.c107 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) { in intel_hdcp_load_keys()
Dintel_fbc.c1280 (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv))) { in need_fbc_vtd_wa()
Dintel_pm.c89 if (IS_SKYLAKE(dev_priv)) { in gen9_init_clock_gating()
3608 if (IS_SKYLAKE(dev_priv) && in intel_has_sagv()
3650 if (IS_SKYLAKE(dev_priv) && ret == -ENXIO) { in intel_enable_sagv()
3688 if (IS_SKYLAKE(dev_priv) && ret == -ENXIO) { in intel_disable_sagv()
4723 (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv) || in skl_compute_plane_wm()
6087 if (IS_SKYLAKE(dev_priv)) { in intel_enable_ipc()
6866 } else if (IS_SKYLAKE(dev_priv)) { in gen9_enable_rc6()
9237 else if (IS_SKYLAKE(dev_priv)) in intel_init_clock_gating_hooks()
Dintel_cdclk.c1003 WARN_ON_ONCE(IS_SKYLAKE(dev_priv) && vco == 8640000); in skl_set_cdclk()
Dintel_display.c510 if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv)) in skl_wa_528()
522 if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv)) in skl_wa_clkgate()
5220 if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv)) in needs_nv12_wa()
13626 if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv)) in skl_plane_has_planar()
13639 IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv)) in skl_plane_has_planar()
14551 if (INTEL_GEN(dev_priv) < 9 || IS_SKYLAKE(dev_priv) || in intel_framebuffer_init()
Di915_perf.c2982 } else if (IS_SKYLAKE(dev_priv)) { in i915_perf_register()
Dintel_ddi.c710 } else if (IS_SKYLAKE(dev_priv)) { in intel_ddi_get_buf_trans_dp()
Di915_debugfs.c2884 (IS_SKYLAKE(dev_priv) && csr->version >= CSR_VERSION(1, 6))) { in i915_dmc_info()