Home
last modified time | relevance | path

Searched refs:IS_GEMINILAKE (Results 1 – 21 of 21) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_cdclk.c1294 WARN(IS_GEMINILAKE(dev_priv), "Unsupported divider\n"); in bxt_get_cdclk()
1373 WARN(IS_GEMINILAKE(dev_priv), "Unsupported divider\n"); in bxt_set_cdclk()
1517 if (IS_GEMINILAKE(dev_priv)) { in bxt_init_cdclk()
2143 else if (IS_GEMINILAKE(dev_priv)) in intel_pixel_rate_to_cdclk()
2184 if (IS_CANNONLAKE(dev_priv) || IS_GEMINILAKE(dev_priv)) { in intel_crtc_compute_min_cdclk()
2438 if (IS_GEMINILAKE(dev_priv)) { in bxt_modeset_calc_cdclk()
2452 if (IS_GEMINILAKE(dev_priv)) { in bxt_modeset_calc_cdclk()
2548 else if (IS_GEMINILAKE(dev_priv)) in intel_compute_max_dotclk()
2604 } else if (IS_GEMINILAKE(dev_priv)) { in intel_update_max_cdclk()
Dintel_csr.c306 } else if (IS_GEMINILAKE(dev_priv)) { in parse_csr_fw()
463 else if (IS_GEMINILAKE(dev_priv)) in intel_csr_ucode_init()
Dvlv_dsi.c553 if (IS_GEMINILAKE(dev_priv)) in intel_dsi_device_ready()
845 if (!IS_GEMINILAKE(dev_priv)) in intel_dsi_pre_enable()
857 if (IS_GEMINILAKE(dev_priv)) { in intel_dsi_pre_enable()
869 if (IS_GEMINILAKE(dev_priv) && !glk_cold_boot) in intel_dsi_pre_enable()
941 if (IS_GEMINILAKE(dev_priv)) in intel_dsi_clear_device_ready()
1563 if (IS_GEMINILAKE(dev_priv)) { in intel_dsi_prepare()
1601 if (IS_GEMINILAKE(dev_priv)) in intel_dsi_unprepare()
Dintel_workarounds.c532 else if (IS_GEMINILAKE(dev_priv)) in intel_ctx_workarounds_init()
924 else if (IS_GEMINILAKE(dev_priv)) in intel_gt_workarounds_apply()
1036 else if (IS_GEMINILAKE(i915)) in whitelist_build()
Dintel_psr.c409 if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) in hsw_activate_psr2()
444 if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) { in intel_psr2_config_valid()
561 if (INTEL_GEN(dev_priv) == 9 && !IS_GEMINILAKE(dev_priv)) in intel_psr_enable_source()
Dintel_atomic.c340 !IS_GEMINILAKE(dev_priv) && in intel_atomic_setup_scalers()
Dintel_sprite.c264 if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) in skl_update_plane()
1096 if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) in intel_check_sprite_plane()
1489 if (IS_GEMINILAKE(dev_priv)) in skl_plane_has_ccs()
Dintel_fbc.c285 if (IS_GEN9(dev_priv) && !IS_GEMINILAKE(dev_priv)) { in gen7_fbc_activate()
834 if (IS_GEN9(dev_priv) && !IS_GEMINILAKE(dev_priv)) in intel_fbc_get_reg_params()
Dvlv_dsi_pll.c217 if (IS_GEMINILAKE(dev_priv)) { in bxt_dsi_pll_is_enabled()
Dintel_dsi_vbt.c643 mul = IS_GEMINILAKE(dev_priv) ? 8 : 2; in intel_dsi_vbt_init()
Dintel_hdmi.c1481 if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) in intel_hdmi_source_max_tmds_clock()
1793 IS_GEMINILAKE(dev_priv))) { in intel_hdmi_compute_config()
2363 if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) in intel_hdmi_init_connector()
Dintel_color.c661 } else if (IS_GEMINILAKE(dev_priv) || IS_CANNONLAKE(dev_priv)) { in intel_color_init()
Dintel_device_info.c764 if (IS_GEN10(dev_priv) || IS_GEMINILAKE(dev_priv)) in intel_device_info_runtime_init()
Di915_drv.h2367 #define IS_GEMINILAKE(dev_priv) IS_PLATFORM(dev_priv, INTEL_GEMINILAKE) macro
2460 (IS_GEMINILAKE(dev_priv) && IS_REVID(dev_priv, since, until))
2559 IS_GEMINILAKE(dev_priv) || \
Dintel_dpll_mgr.c1457 if (IS_GEMINILAKE(dev_priv)) { in bxt_ddi_pll_enable()
1545 if (IS_GEMINILAKE(dev_priv)) { in bxt_ddi_pll_enable()
1573 if (IS_GEMINILAKE(dev_priv)) { in bxt_ddi_pll_disable()
Dintel_dpio_phy.c214 if (IS_GEMINILAKE(dev_priv)) { in bxt_get_phy_list()
Dintel_display.c3012 if ((IS_GEMINILAKE(dev_priv) || IS_CANNONLAKE(dev_priv)) && in skl_check_main_surface()
3616 if (INTEL_GEN(dev_priv) < 10 && !IS_GEMINILAKE(dev_priv)) { in skl_plane_ctl()
5223 if ((INTEL_GEN(dev_priv) == 9 && !IS_GEMINILAKE(dev_priv)) || in needs_nv12_wa()
5684 psl_clkgate_wa = (IS_GEMINILAKE(dev_priv) || IS_CANNONLAKE(dev_priv)) && in haswell_crtc_enable()
8785 if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) { in skylake_get_initial_plane_config()
9530 if (IS_GEMINILAKE(dev_priv) || INTEL_GEN(dev_priv) >= 10) { in haswell_get_pipe_config()
13173 if (IS_GEMINILAKE(dev_priv) || INTEL_GEN(dev_priv) >= 10) in skl_max_scale()
13242 if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) in intel_check_primary_plane()
13629 !IS_GEMINILAKE(dev_priv)) in skl_plane_has_planar()
13634 if (IS_GEMINILAKE(dev_priv) || INTEL_GEN(dev_priv) == 10) { in skl_plane_has_planar()
[all …]
Dintel_runtime_pm.c770 if (IS_GEMINILAKE(dev_priv)) { in bxt_verify_ddi_phy_power_wells()
2880 } else if (IS_GEMINILAKE(dev_priv)) { in intel_power_domains_init()
Dintel_bios.c714 (IS_GEN9_BC(dev_priv) || IS_GEMINILAKE(dev_priv) || in parse_psr()
Di915_perf.c2996 } else if (IS_GEMINILAKE(dev_priv)) { in i915_perf_register()
Dintel_pm.c4088 if (IS_GEMINILAKE(dev_priv) || INTEL_GEN(dev_priv) >= 10) in skl_check_pipe_max_pixel_rate()
4807 if ((IS_BROXTON(dev_priv) || IS_GEMINILAKE(dev_priv)) && in skl_compute_linetime_wm()
9243 else if (IS_GEMINILAKE(dev_priv)) in intel_init_clock_gating_hooks()