Home
last modified time | relevance | path

Searched refs:IP5_27_24 (Results 1 – 10 of 10) sorted by relevance

/Linux-v4.19/drivers/pinctrl/sh-pfc/
Dpfc-r8a77970.c120 #define GPSR3_6 F_(VI1_DATA2, IP5_27_24)
201 #define IP5_27_24 FM(VI1_DATA2) FM(CANFD0_TX_B) F_(0, 0) FM(D5) FM(MMC_D0) F_(0, 0) F_(0, 0) F… macro
276 FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
586 PINMUX_IPSR_GPSR(IP5_27_24, VI1_DATA2),
587 PINMUX_IPSR_MSEL(IP5_27_24, CANFD0_TX_B, SEL_CANFD0_1),
588 PINMUX_IPSR_GPSR(IP5_27_24, D5),
589 PINMUX_IPSR_GPSR(IP5_27_24, MMC_D0),
2313 IP5_27_24
Dpfc-r8a77990.c52 #define GPSR0_1 F_(D1, IP5_27_24)
230 #define IP5_27_24 FM(D1) FM(MSIOF3_SYNC_A) FM(SCK3_A) FM(VI4_DATA23) FM(VI5_CLKENB_A) FM(DU_DB7… macro
369 FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
801 PINMUX_IPSR_GPSR(IP5_27_24, D1),
802 PINMUX_IPSR_MSEL(IP5_27_24, MSIOF3_SYNC_A, SEL_MSIOF3_0),
803 PINMUX_IPSR_MSEL(IP5_27_24, SCK3_A, SEL_SCIF3_0),
804 PINMUX_IPSR_GPSR(IP5_27_24, VI4_DATA23),
805 PINMUX_IPSR_MSEL(IP5_27_24, VI5_CLKENB_A, SEL_VIN5_0),
806 PINMUX_IPSR_GPSR(IP5_27_24, DU_DB7),
807 PINMUX_IPSR_MSEL(IP5_27_24, RTS4_N_TANS_C, SEL_SCIF4_2),
[all …]
Dpfc-r8a77980.c131 #define GPSR3_6 F_(VI1_DATA2, IP5_27_24)
231 #define IP5_27_24 FM(VI1_DATA2) FM(CANFD0_TX_B) F_(0, 0) FM(D5) FM(MMC_DS) F_(0, 0) F_(0, 0) F… macro
324 FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
661 PINMUX_IPSR_GPSR(IP5_27_24, VI1_DATA2),
662 PINMUX_IPSR_MSEL(IP5_27_24, CANFD0_TX_B, SEL_CANFD0_1),
663 PINMUX_IPSR_GPSR(IP5_27_24, D5),
664 PINMUX_IPSR_GPSR(IP5_27_24, MMC_DS),
2690 IP5_27_24
Dpfc-r8a7779.c999 PINMUX_IPSR_GPSR(IP5_27_24, DU1_CDE),
1000 PINMUX_IPSR_GPSR(IP5_27_24, VI2_DATA7_VI2_B7),
1001 PINMUX_IPSR_MSEL(IP5_27_24, RX3_B_IRDA_RX_B, SEL_SCIF3_1),
1002 PINMUX_IPSR_GPSR(IP5_27_24, SD3_WP),
1003 PINMUX_IPSR_MSEL(IP5_27_24, HSPI_RX1, SEL_HSPI1_0),
1004 PINMUX_IPSR_GPSR(IP5_27_24, VI1_FIELD),
1005 PINMUX_IPSR_GPSR(IP5_27_24, VI3_FIELD),
1006 PINMUX_IPSR_GPSR(IP5_27_24, AUDIO_CLKOUT),
1007 PINMUX_IPSR_MSEL(IP5_27_24, RX2_D, SEL_SCIF2_3),
1008 PINMUX_IPSR_MSEL(IP5_27_24, GPS_CLK_C, SEL_GPS_2),
[all …]
Dpfc-r8a77995.c104 #define GPSR2_9 F_(VI4_DATA8, IP5_27_24)
249 #define IP5_27_24 FM(VI4_DATA8) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) … macro
366 FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
701 PINMUX_IPSR_GPSR(IP5_27_24, VI4_DATA8),
2313 IP5_27_24
Dpfc-r8a77965.c55 #define GPSR0_3 F_(D3, IP5_27_24)
264 #define IP5_27_24 FM(D3) F_(0, 0) FM(MSIOF3_TXD_A) F_(0, 0) FM(VI4_DATA19) FM(VI5_DATA3) F_(0, … macro
422 FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
898 PINMUX_IPSR_GPSR(IP5_27_24, D3),
899 PINMUX_IPSR_MSEL(IP5_27_24, MSIOF3_TXD_A, SEL_MSIOF3_0),
900 PINMUX_IPSR_GPSR(IP5_27_24, VI4_DATA19),
901 PINMUX_IPSR_GPSR(IP5_27_24, VI5_DATA3),
4350 IP5_27_24
Dpfc-r8a7795-es1.c51 #define GPSR0_3 F_(D3, IP5_27_24)
259 #define IP5_27_24 FM(D3) F_(0, 0) FM(MSIOF3_TXD_A) F_(0, 0) FM(VI4_DATA19) FM(VI5_DATA3) F_(0, … macro
408 FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
889 PINMUX_IPSR_GPSR(IP5_27_24, D3),
890 PINMUX_IPSR_MSEL(IP5_27_24, MSIOF3_TXD_A, SEL_MSIOF3_0),
891 PINMUX_IPSR_GPSR(IP5_27_24, VI4_DATA19),
892 PINMUX_IPSR_GPSR(IP5_27_24, VI5_DATA3),
5027 IP5_27_24
Dpfc-r8a77470.c686 PINMUX_IPSR_GPSR(IP5_27_24, DU0_DG5),
687 PINMUX_IPSR_MSEL(IP5_27_24, HTX0_A, SEL_HSCIF0_0),
688 PINMUX_IPSR_GPSR(IP5_27_24, PWM5_B),
689 PINMUX_IPSR_GPSR(IP5_27_24, A13),
Dpfc-r8a7796.c57 #define GPSR0_3 F_(D3, IP5_27_24)
266 #define IP5_27_24 FM(D3) F_(0, 0) FM(MSIOF3_TXD_A) F_(0, 0) FM(VI4_DATA19) FM(VI5_DATA3) F_(0, … macro
424 FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
898 PINMUX_IPSR_GPSR(IP5_27_24, D3),
899 PINMUX_IPSR_MSEL(IP5_27_24, MSIOF3_TXD_A, SEL_MSIOF3_0),
900 PINMUX_IPSR_GPSR(IP5_27_24, VI4_DATA19),
901 PINMUX_IPSR_GPSR(IP5_27_24, VI5_DATA3),
5351 IP5_27_24
Dpfc-r8a7795.c52 #define GPSR0_3 F_(D3, IP5_27_24)
261 #define IP5_27_24 FM(D3) F_(0, 0) FM(MSIOF3_TXD_A) F_(0, 0) FM(VI4_DATA19) FM(VI5_DATA3) F_(0, … macro
419 FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
897 PINMUX_IPSR_GPSR(IP5_27_24, D3),
898 PINMUX_IPSR_MSEL(IP5_27_24, MSIOF3_TXD_A, SEL_MSIOF3_0),
899 PINMUX_IPSR_GPSR(IP5_27_24, VI4_DATA19),
900 PINMUX_IPSR_GPSR(IP5_27_24, VI5_DATA3),
5408 IP5_27_24