Home
last modified time | relevance | path

Searched refs:IOADDR (Results 1 – 25 of 26) sorted by relevance

12

/Linux-v4.19/arch/mips/sibyte/common/
Dsb_tbprof.c164 __raw_writeq(0, IOADDR(A_SCD_PERF_CNT_1)); in arm_tb()
165 scdperfcnt = __raw_readq(IOADDR(A_SCD_PERF_CNT_CFG)); in arm_tb()
176 IOADDR(A_BCM1480_SCD_PERF_CNT_CFG0)); in arm_tb()
181 IOADDR(A_BCM1480_SCD_PERF_CNT_CFG1)); in arm_tb()
188 IOADDR(A_SCD_PERF_CNT_CFG)); in arm_tb()
190 __raw_writeq(next, IOADDR(A_SCD_PERF_CNT_1)); in arm_tb()
192 __raw_writeq(M_SCD_TRACE_CFG_RESET, IOADDR(A_SCD_TRACE_CFG)); in arm_tb()
197 __raw_writeq(tb_options, IOADDR(A_SCD_TRACE_CFG)); in arm_tb()
212 IOADDR(A_SCD_TRACE_CFG)); in sbprof_tb_intr()
218 p[i - 1] = __raw_readq(IOADDR(A_SCD_TRACE_READ)); in sbprof_tb_intr()
[all …]
Dbus_watcher.c86 status = csr_in32(IOADDR(A_SCD_BUS_ERR_STATUS_DEBUG)); in check_bus_watcher()
90 status = csr_in32(IOADDR(A_BCM1480_BUS_ERR_STATUS_DEBUG)); in check_bus_watcher()
100 l2_err = csr_in32(IOADDR(A_BUS_L2_ERRORS)); in check_bus_watcher()
101 memio_err = csr_in32(IOADDR(A_BUS_MEM_IO_ERRORS)); in check_bus_watcher()
174 csr_out32(M_SCD_TRACE_CFG_FREEZE, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bw_int()
175 csr_out32(M_SCD_TRACE_CFG_START_READ, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bw_int()
179 (long long)__raw_readq(IOADDR(A_SCD_TRACE_READ))); in sibyte_bw_int()
181 csr_out32(M_SCD_TRACE_CFG_RESET, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bw_int()
182 csr_out32(M_SCD_TRACE_CFG_START, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bw_int()
186 stats->status = csr_in32(IOADDR(A_SCD_BUS_ERR_STATUS)); in sibyte_bw_int()
[all …]
/Linux-v4.19/arch/mips/sibyte/sb1250/
Dirq.c60 cur_ints = ____raw_readq(IOADDR(A_IMR_MAPPER(cpu) + in sb1250_mask_irq()
63 ____raw_writeq(cur_ints, IOADDR(A_IMR_MAPPER(cpu) + in sb1250_mask_irq()
74 cur_ints = ____raw_readq(IOADDR(A_IMR_MAPPER(cpu) + in sb1250_unmask_irq()
77 ____raw_writeq(cur_ints, IOADDR(A_IMR_MAPPER(cpu) + in sb1250_unmask_irq()
101 cur_ints = ____raw_readq(IOADDR(A_IMR_MAPPER(old_cpu) + in sb1250_set_affinity()
107 ____raw_writeq(cur_ints, IOADDR(A_IMR_MAPPER(old_cpu) + in sb1250_set_affinity()
113 cur_ints = ____raw_readq(IOADDR(A_IMR_MAPPER(cpu) + in sb1250_set_affinity()
116 ____raw_writeq(cur_ints, IOADDR(A_IMR_MAPPER(cpu) + in sb1250_set_affinity()
152 pending = __raw_readq(IOADDR(A_IMR_REGISTER(sb1250_irq_owner[irq], in ack_sb1250_irq()
169 IOADDR(A_IMR_REGISTER(cpu, in ack_sb1250_irq()
[all …]
Dsmp.c34 IOADDR(A_IMR_CPU0_BASE + R_IMR_MAILBOX_SET_CPU),
35 IOADDR(A_IMR_CPU1_BASE + R_IMR_MAILBOX_SET_CPU)
39 IOADDR(A_IMR_CPU0_BASE + R_IMR_MAILBOX_CLR_CPU),
40 IOADDR(A_IMR_CPU1_BASE + R_IMR_MAILBOX_CLR_CPU)
44 IOADDR(A_IMR_CPU0_BASE + R_IMR_MAILBOX_CPU),
45 IOADDR(A_IMR_CPU1_BASE + R_IMR_MAILBOX_CPU)
Dsetup.c188 sys_rev = __raw_readq(IOADDR(A_SCD_SYSTEM_REVISION)); in sb1250_setup()
197 plldiv = G_SYS_PLL_DIV(__raw_readq(IOADDR(A_SCD_SYSTEM_CFG))); in sb1250_setup()
/Linux-v4.19/arch/mips/sibyte/bcm1480/
Dsmp.c39 IOADDR(A_BCM1480_IMR_CPU0_BASE + R_BCM1480_IMR_MAILBOX_0_SET_CPU),
40 IOADDR(A_BCM1480_IMR_CPU1_BASE + R_BCM1480_IMR_MAILBOX_0_SET_CPU),
41 IOADDR(A_BCM1480_IMR_CPU2_BASE + R_BCM1480_IMR_MAILBOX_0_SET_CPU),
42 IOADDR(A_BCM1480_IMR_CPU3_BASE + R_BCM1480_IMR_MAILBOX_0_SET_CPU),
46 IOADDR(A_BCM1480_IMR_CPU0_BASE + R_BCM1480_IMR_MAILBOX_0_CLR_CPU),
47 IOADDR(A_BCM1480_IMR_CPU1_BASE + R_BCM1480_IMR_MAILBOX_0_CLR_CPU),
48 IOADDR(A_BCM1480_IMR_CPU2_BASE + R_BCM1480_IMR_MAILBOX_0_CLR_CPU),
49 IOADDR(A_BCM1480_IMR_CPU3_BASE + R_BCM1480_IMR_MAILBOX_0_CLR_CPU),
53 IOADDR(A_BCM1480_IMR_CPU0_BASE + R_BCM1480_IMR_MAILBOX_0_CPU),
54 IOADDR(A_BCM1480_IMR_CPU1_BASE + R_BCM1480_IMR_MAILBOX_0_CPU),
[all …]
Dirq.c66 …cur_ints = ____raw_readq(IOADDR(A_BCM1480_IMR_MAPPER(cpu) + R_BCM1480_IMR_INTERRUPT_MASK_H + hl_sp… in bcm1480_mask_irq()
68 …____raw_writeq(cur_ints, IOADDR(A_BCM1480_IMR_MAPPER(cpu) + R_BCM1480_IMR_INTERRUPT_MASK_H + hl_sp… in bcm1480_mask_irq()
83 …cur_ints = ____raw_readq(IOADDR(A_BCM1480_IMR_MAPPER(cpu) + R_BCM1480_IMR_INTERRUPT_MASK_H + hl_sp… in bcm1480_unmask_irq()
85 …____raw_writeq(cur_ints, IOADDR(A_BCM1480_IMR_MAPPER(cpu) + R_BCM1480_IMR_INTERRUPT_MASK_H + hl_sp… in bcm1480_unmask_irq()
114 …cur_ints = ____raw_readq(IOADDR(A_BCM1480_IMR_MAPPER(old_cpu) + R_BCM1480_IMR_INTERRUPT_MASK_H + (… in bcm1480_set_affinity()
119 …____raw_writeq(cur_ints, IOADDR(A_BCM1480_IMR_MAPPER(old_cpu) + R_BCM1480_IMR_INTERRUPT_MASK_H + (… in bcm1480_set_affinity()
124 …cur_ints = ____raw_readq(IOADDR(A_BCM1480_IMR_MAPPER(cpu) + R_BCM1480_IMR_INTERRUPT_MASK_H + (k*BC… in bcm1480_set_affinity()
126 …____raw_writeq(cur_ints, IOADDR(A_BCM1480_IMR_MAPPER(cpu) + R_BCM1480_IMR_INTERRUPT_MASK_H + (k*BC… in bcm1480_set_affinity()
170 pending = __raw_readq(IOADDR(A_BCM1480_IMR_REGISTER(bcm1480_irq_owner[irq], in ack_bcm1480_irq()
181 __raw_writeq(pending, IOADDR(A_BCM1480_IMR_REGISTER(cpu_logical_map(i), in ack_bcm1480_irq()
[all …]
Dsetup.c125 sys_rev = __raw_readq(IOADDR(A_SCD_SYSTEM_REVISION)); in bcm1480_setup()
135 plldiv = G_BCM1480_SYS_PLL_DIV(__raw_readq(IOADDR(A_SCD_SYSTEM_CFG))); in bcm1480_setup()
/Linux-v4.19/arch/mips/kernel/
Dcevt-sb1250.c46 cfg = IOADDR(A_SCD_TIMER_REGISTER(smp_processor_id(), R_SCD_TIMER_CFG)); in sibyte_shutdown()
59 cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)); in sibyte_set_periodic()
60 init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT)); in sibyte_set_periodic()
74 cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)); in sibyte_next_event()
75 init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT)); in sibyte_next_event()
97 cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)); in sibyte_counter_handler()
144 IOADDR(A_IMR_REGISTER(cpu, R_IMR_INTERRUPT_MAP_BASE) + in sb1250_clockevent_init()
Dcevt-bcm1480.c49 cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)); in sibyte_set_periodic()
50 init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT)); in sibyte_set_periodic()
63 cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)); in sibyte_shutdown()
75 cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)); in sibyte_next_event()
76 init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT)); in sibyte_next_event()
98 cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)); in sibyte_counter_handler()
144 IOADDR(A_BCM1480_IMR_REGISTER(cpu, in sb1480_clockevent_init()
Dcsrc-sb1250.c38 addr = IOADDR(A_SCD_TIMER_REGISTER(SB1250_HPT_NUM, R_SCD_TIMER_CNT)); in sb1250_hpt_get_cycles()
68 IOADDR(A_SCD_TIMER_REGISTER(SB1250_HPT_NUM, in sb1250_clocksource_init()
71 IOADDR(A_SCD_TIMER_REGISTER(SB1250_HPT_NUM, in sb1250_clocksource_init()
74 IOADDR(A_SCD_TIMER_REGISTER(SB1250_HPT_NUM, in sb1250_clocksource_init()
Dcsrc-bcm1480.c30 return (u64) __raw_readq(IOADDR(A_SCD_ZBBUS_CYCLE_COUNT)); in bcm1480_hpt_read()
43 return __raw_readq(IOADDR(A_SCD_ZBBUS_CYCLE_COUNT)); in sb1480_read_sched_clock()
52 plldiv = G_BCM1480_SYS_PLL_DIV(__raw_readq(IOADDR(A_SCD_SYSTEM_CFG))); in sb1480_clocksource_init()
/Linux-v4.19/arch/xtensa/platforms/xt2000/include/platform/
Dserial.h22 #define DUART16552_1_ADDR IOADDR(0x0d050020) /* channel 1 */
23 #define DUART16552_2_ADDR IOADDR(0x0d050000) /* channel 2 */
Dhardware.h25 #define SONIC83934_ADDR IOADDR(0x0d030000)
41 #define XT2000_LED_ADDR IOADDR(0x0d040000)
/Linux-v4.19/arch/mips/mm/
Dcerr-sb1.c152 status = csr_in32(IOADDR(A_SCD_BUS_ERR_STATUS)); in check_bus_watcher()
155 l2_err = csr_in32(IOADDR(A_BUS_L2_ERRORS)); in check_bus_watcher()
157 l2_tag = in64(IOADDR(A_L2_ECC_TAG)); in check_bus_watcher()
159 memio_err = csr_in32(IOADDR(A_BUS_MEM_IO_ERRORS)); in check_bus_watcher()
185 csr_out32(M_SCD_TRACE_CFG_FREEZE, IOADDR(A_SCD_TRACE_CFG)); in sb1_cache_error()
Dpage.c638 __raw_writeq(1, IOADDR(A_DM_REGISTER(cpu, R_DM_DSCR_COUNT))); in clear_page()
644 while (!(__raw_readq(IOADDR(A_DM_REGISTER(cpu, R_DM_DSCR_BASE_DEBUG))) in clear_page()
647 __raw_readq(IOADDR(A_DM_REGISTER(cpu, R_DM_DSCR_BASE))); in clear_page()
665 __raw_writeq(1, IOADDR(A_DM_REGISTER(cpu, R_DM_DSCR_COUNT))); in copy_page()
671 while (!(__raw_readq(IOADDR(A_DM_REGISTER(cpu, R_DM_DSCR_BASE_DEBUG))) in copy_page()
674 __raw_readq(IOADDR(A_DM_REGISTER(cpu, R_DM_DSCR_BASE))); in copy_page()
/Linux-v4.19/arch/xtensa/platforms/xtfpga/include/platform/
Dhardware.h40 #define XTFPGA_FPGAREGS_VADDR IOADDR(0x0D020000)
/Linux-v4.19/arch/mips/include/asm/sibyte/
Dsb1250.h66 #define IOADDR(a) ((void __iomem *)(IO_BASE + (a))) macro
/Linux-v4.19/arch/xtensa/include/asm/
Dio.h23 #define IOADDR(x) (XCHAL_KIO_BYPASS_VADDR + (x)) macro
/Linux-v4.19/arch/xtensa/platforms/xtfpga/
Dlcd.c21 #define LCD_INSTR_ADDR ((char *)IOADDR(CONFIG_XTFPGA_LCD_BASE_ADDR))
/Linux-v4.19/arch/mips/sibyte/swarm/
Dsetup.c175 reg = IOADDR(LEDS_PHYS) + 0x20 + ((3 - i) << 3); in setleds()
Drtc_m41t81.c86 #define SMB_CSR(reg) IOADDR(A_SMB_REGISTER(1, reg))
Drtc_xicor1241.c60 #define SMB_CSR(reg) IOADDR(A_SMB_REGISTER(1, reg))
/Linux-v4.19/arch/mips/pci/
Dpci-bcm1480.c223 reg = __raw_readq(IOADDR(A_SCD_SYSTEM_CFG)); in bcm1480_pcibios_init()
Dpci-sb1250.c232 reg = __raw_readq(IOADDR(A_SCD_SYSTEM_CFG)); in sb1250_pcibios_init()

12