Home
last modified time | relevance | path

Searched refs:FLD_GET (Results 1 – 15 of 15) sorted by relevance

/Linux-v4.19/drivers/video/fbdev/omap2/omapfb/dss/
Ddsi.c122 FLD_GET(dsi_read_reg(dsidev, idx), start, end)
1208 FLD_GET(dsi_read_reg(dsidev, DSI_##fld), start, end) in _dsi_print_reset_status()
1363 while (FLD_GET(dsi_read_reg(dsidev, DSI_CLK_CTRL), 29, 28) != state) { in dsi_pll_power()
1762 while (FLD_GET(dsi_read_reg(dsidev, DSI_COMPLEXIO_CFG1), in dsi_cio_power()
2432 if (FLD_GET(r, 15, 15)) /* VC_BUSY */ in dsi_vc_initial_config()
2574 dt = FLD_GET(val, 5, 0); in dsi_vc_flush_receive_data()
2576 u16 err = FLD_GET(val, 23, 8); in dsi_vc_flush_receive_data()
2580 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2583 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2586 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
[all …]
Dpll.c207 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
214 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
Ddss.c67 FLD_GET(dss_read_reg(idx), start, end)
1146 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dss_bind()
Ddispc.c60 FLD_GET(dispc_read_reg(idx), start, end)
1023 if (FLD_GET(val, shift, shift) == 1) in dispc_ovl_get_channel_out()
1029 switch (FLD_GET(val, 31, 30)) { in dispc_ovl_get_channel_out()
3317 *lck_div = FLD_GET(l, 23, 16); in dispc_mgr_get_lcd_divisor()
3318 *pck_div = FLD_GET(l, 7, 0); in dispc_mgr_get_lcd_divisor()
3362 lcd = FLD_GET(l, 23, 16); in dispc_mgr_lclk_rate()
3403 pcd = FLD_GET(l, 7, 0); in dispc_mgr_pclk_rate()
3488 lcd = FLD_GET(l, 23, 16); in dispc_dump_clocks()
4111 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dispc_bind()
Dhdmi.h273 FLD_GET(hdmi_read_reg(base, idx), start, end)
Drfbi.c995 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in rfbi_bind()
Ddss.h72 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
/Linux-v4.19/drivers/gpu/drm/omapdrm/dss/
Ddsi.c123 FLD_GET(dsi_read_reg(dsi, idx), start, end)
1201 FLD_GET(dsi_read_reg(dsi, DSI_##fld), start, end) in _dsi_print_reset_status()
1345 while (FLD_GET(dsi_read_reg(dsi, DSI_CLK_CTRL), 29, 28) != state) { in dsi_pll_power()
1738 while (FLD_GET(dsi_read_reg(dsi, DSI_COMPLEXIO_CFG1), in dsi_cio_power()
2469 if (FLD_GET(r, 15, 15)) /* VC_BUSY */ in dsi_vc_initial_config()
2607 dt = FLD_GET(val, 5, 0); in dsi_vc_flush_receive_data()
2609 u16 err = FLD_GET(val, 23, 8); in dsi_vc_flush_receive_data()
2613 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2616 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2619 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
[all …]
Dhdmi4_cec.c143 if (FLD_GET(temp, 7, 7) == 0) in hdmi_cec_clear_tx_fifo()
160 if (FLD_GET(temp, 1, 0) == 0) in hdmi_cec_clear_rx_fifo()
225 if (FLD_GET(temp, 4, 4) != 0) { in hdmi_cec_adap_enable()
Dpll.c343 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
350 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
Dhdmi.h291 FLD_GET(hdmi_read_reg(base, idx), start, end)
Ddss.c66 FLD_GET(dss_read_reg(dss, idx), start, end)
1396 pr_info("OMAP DSS rev %d.%d\n", FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dss_probe_hardware()
Ddss.h77 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
Ddispc.c62 FLD_GET(dispc_read_reg(dispc, idx), start, end)
1253 if (FLD_GET(val, shift, shift) == 1) in dispc_ovl_get_channel_out()
1259 switch (FLD_GET(val, 31, 30)) { in dispc_ovl_get_channel_out()
3306 *lck_div = FLD_GET(l, 23, 16); in dispc_mgr_get_lcd_divisor()
3307 *pck_div = FLD_GET(l, 7, 0); in dispc_mgr_get_lcd_divisor()
3373 pcd = FLD_GET(l, 7, 0); in dispc_mgr_pclk_rate()
3461 lcd = FLD_GET(l, 23, 16); in dispc_dump_clocks()
4858 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dispc_bind()
/Linux-v4.19/drivers/gpu/drm/gma500/
Dmdfld_dsi_output.h46 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
58 while (FLD_GET(REG_READ(reg), start, end) != val) { in REGISTER_FLD_WAIT()