Home
last modified time | relevance | path

Searched refs:DPLL_FPA01_P1_POST_DIV_SHIFT (Results 1 – 5 of 5) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/gma500/
Dpsb_intel_display.c349 DPLL_FPA01_P1_POST_DIV_SHIFT); in psb_intel_crtc_clock_get()
365 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; in psb_intel_crtc_clock_get()
Dcdv_intel_display.c889 DPLL_FPA01_P1_POST_DIV_SHIFT); in cdv_intel_crtc_clock_get()
909 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; in cdv_intel_crtc_clock_get()
Dpsb_intel_reg.h266 #define DPLL_FPA01_P1_POST_DIV_SHIFT 16 macro
/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_display.c7193 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i9xx_compute_dpll()
7246 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i8xx_compute_dpll()
7251 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i8xx_compute_dpll()
8556 dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in ironlake_compute_dpll()
10323 DPLL_FPA01_P1_POST_DIV_SHIFT); in i9xx_crtc_clock_get()
10350 DPLL_FPA01_P1_POST_DIV_SHIFT); in i9xx_crtc_clock_get()
10361 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; in i9xx_crtc_clock_get()
15298 ((clock.p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT) | in i830_enable_pipe()
Di915_reg.h3245 #define DPLL_FPA01_P1_POST_DIV_SHIFT 16 macro