Home
last modified time | relevance | path

Searched refs:DPIO_CH0 (Results 1 – 5 of 5) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_runtime_pm.c1145 phy_status_mask &= ~(PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH0) | in assert_chv_phy_status()
1146 PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 0) | in assert_chv_phy_status()
1147 PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 1) | in assert_chv_phy_status()
1153 phy_status_mask &= ~(PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0) | in assert_chv_phy_status()
1154 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 0) | in assert_chv_phy_status()
1155 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 1)); in assert_chv_phy_status()
1161 if ((phy_control & PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH0)) == 0) in assert_chv_phy_status()
1162 phy_control |= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH0); in assert_chv_phy_status()
1169 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH0) | in assert_chv_phy_status()
1171 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH0); in assert_chv_phy_status()
[all …]
Dintel_dpio_phy.c163 [DPIO_CH0] = { .port = PORT_B },
173 [DPIO_CH0] = { .port = PORT_A },
186 [DPIO_CH0] = { .port = PORT_B },
196 [DPIO_CH0] = { .port = PORT_A },
206 [DPIO_CH0] = { .port = PORT_C },
244 if (port == phy_info->channel[DPIO_CH0].port) { in bxt_port_to_phy_channel()
246 *ch = DPIO_CH0; in bxt_port_to_phy_channel()
260 *ch = DPIO_CH0; in bxt_port_to_phy_channel()
795 if (ch == DPIO_CH0 && pipe == PIPE_B) in chv_phy_pre_pll_enable()
810 if (ch == DPIO_CH0) in chv_phy_pre_pll_enable()
[all …]
Dintel_display.h165 DPIO_CH0, enumerator
Dintel_drv.h1197 return DPIO_CH0; in vlv_dport_to_channel()
1225 return DPIO_CH0; in vlv_pipe_to_channel()
/Linux-v4.19/drivers/gpu/drm/i915/gvt/
Dhandlers.c3123 MMIO_D(BXT_PORT_PLL_EBB_0(DPIO_PHY0, DPIO_CH0), D_BXT); in init_bxt_mmio_info()
3124 MMIO_D(BXT_PORT_PLL_EBB_4(DPIO_PHY0, DPIO_CH0), D_BXT); in init_bxt_mmio_info()
3125 MMIO_D(BXT_PORT_PCS_DW10_LN01(DPIO_PHY0, DPIO_CH0), D_BXT); in init_bxt_mmio_info()
3126 MMIO_D(BXT_PORT_PCS_DW10_GRP(DPIO_PHY0, DPIO_CH0), D_BXT); in init_bxt_mmio_info()
3127 MMIO_D(BXT_PORT_PCS_DW12_LN01(DPIO_PHY0, DPIO_CH0), D_BXT); in init_bxt_mmio_info()
3128 MMIO_D(BXT_PORT_PCS_DW12_LN23(DPIO_PHY0, DPIO_CH0), D_BXT); in init_bxt_mmio_info()
3129 MMIO_DH(BXT_PORT_PCS_DW12_GRP(DPIO_PHY0, DPIO_CH0), D_BXT, in init_bxt_mmio_info()
3131 MMIO_D(BXT_PORT_TX_DW2_LN0(DPIO_PHY0, DPIO_CH0), D_BXT); in init_bxt_mmio_info()
3132 MMIO_D(BXT_PORT_TX_DW2_GRP(DPIO_PHY0, DPIO_CH0), D_BXT); in init_bxt_mmio_info()
3133 MMIO_DH(BXT_PORT_TX_DW3_LN0(DPIO_PHY0, DPIO_CH0), D_BXT, in init_bxt_mmio_info()
[all …]