Searched refs:CSR1 (Results 1 – 16 of 16) sorted by relevance
/Linux-v4.19/drivers/media/pci/dt3155/ |
D | dt3155.c | 176 pd->regs + CSR1); in dt3155_start_streaming() 196 FLD_DN_ODD | FLD_DN_EVEN, pd->regs + CSR1); in dt3155_stop_streaming() 261 tmp = ioread32(ipd->regs + CSR1) & (FLD_CRPT_EVEN | FLD_CRPT_ODD); in dt3155_irq_handler_even() 266 ipd->regs + CSR1); in dt3155_irq_handler_even() 439 FLD_DN_ODD | FLD_DN_EVEN, pd->regs + CSR1); in dt3155_init_board() 444 iowrite32(FIFO_EN | SRST, pd->regs + CSR1); in dt3155_init_board()
|
D | dt3155.h | 44 #define CSR1 0x40 macro
|
/Linux-v4.19/drivers/net/wan/ |
D | sbni.h | 27 CSR1 = 1, enumerator
|
D | sbni.c | 364 outb( PR_RES, ioaddr + CSR1 ); in sbni_probe1() 1055 dev->base_addr + CSR1 ); in sbni_watchdog() 1095 outb( *(u_char *)&nl->csr1 | PR_RES, dev->base_addr + CSR1 ); in card_start() 1120 outb( *(u8 *)&nl->csr1, dev->base_addr + CSR1 ); in change_level() 1138 outb( *(unsigned char *)&nl->csr1, dev->base_addr + CSR1 ); in timeout_change_level() 1339 outb( *(u8 *)&nl->csr1 | PR_RES, dev->base_addr + CSR1 ); in sbni_ioctl()
|
/Linux-v4.19/drivers/net/ethernet/dec/tulip/ |
D | tulip.h | 107 CSR1 = 0x08, enumerator 565 iowrite32(0, ioaddr + CSR1); in tulip_tx_timeout_complete()
|
D | xircom_cb.c | 49 #define CSR1 0x08 macro 539 xw32(CSR1, 0); in trigger_transmit()
|
D | interrupt.c | 680 iowrite32(0, ioaddr + CSR1); in tulip_interrupt()
|
D | tulip_core.c | 705 iowrite32(0, tp->base_addr + CSR1); in tulip_start_xmit() 1180 iowrite32(0, ioaddr + CSR1); in set_rx_mode()
|
/Linux-v4.19/drivers/net/ethernet/amd/ |
D | ariadne.h | 63 #define CSR1 0x0100 /* - IADR[15:0] */ macro
|
D | sun3lance.c | 204 #define CSR1 1 /* init block addr (low) */ macro 502 REGA(CSR1) = dvma_vtob(&(MEM->init)); in lance_init_ring()
|
D | atarilance.c | 304 #define CSR1 1 /* init block addr (low) */ macro 653 REGA( CSR1 ) = 0; in lance_open()
|
D | ni65.c | 151 #define CSR1 0x01 macro 589 writereg(pib & 0xffff,CSR1); in ni65_init_lance()
|
/Linux-v4.19/drivers/net/wireless/ralink/rt2x00/ |
D | rt2400pci.c | 889 reg = rt2x00mmio_register_read(rt2x00dev, CSR1); in rt2400pci_init_registers() 893 rt2x00mmio_register_write(rt2x00dev, CSR1, reg); in rt2400pci_init_registers() 895 reg = rt2x00mmio_register_read(rt2x00dev, CSR1); in rt2400pci_init_registers() 898 rt2x00mmio_register_write(rt2x00dev, CSR1, reg); in rt2400pci_init_registers()
|
D | rt2400pci.h | 74 #define CSR1 0x0004 macro
|
D | rt2500pci.c | 1027 reg = rt2x00mmio_register_read(rt2x00dev, CSR1); in rt2500pci_init_registers() 1031 rt2x00mmio_register_write(rt2x00dev, CSR1, reg); in rt2500pci_init_registers() 1033 reg = rt2x00mmio_register_read(rt2x00dev, CSR1); in rt2500pci_init_registers() 1036 rt2x00mmio_register_write(rt2x00dev, CSR1, reg); in rt2500pci_init_registers()
|
D | rt2500pci.h | 85 #define CSR1 0x0004 macro
|