Home
last modified time | relevance | path

Searched refs:CRTC_REG (Results 1 – 3 of 3) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_timing_generator.c48 #define CRTC_REG(reg) (reg + tg110->offsets.crtc) macro
99 addr = CRTC_REG(mmCRTC_STATUS); in dce110_timing_generator_is_in_vertical_blank()
111 uint32_t address = CRTC_REG(mmCRTC_CONTROL); in dce110_timing_generator_set_early_control()
140 dm_write_reg(tg->ctx, CRTC_REG(mmCRTC_MASTER_UPDATE_MODE), value); in dce110_timing_generator_enable_crtc()
144 dm_write_reg(tg->ctx, CRTC_REG(mmCRTC_MASTER_UPDATE_LOCK), value); in dce110_timing_generator_enable_crtc()
156 uint32_t addr = CRTC_REG(mmCRTC_BLACK_COLOR); in dce110_timing_generator_program_blank_color()
192 uint32_t addr = CRTC_REG(mmCRTC_3D_STRUCTURE_CONTROL);
263 CRTC_REG(mmCRTC_COUNT_CONTROL)); in program_horz_count_by_2()
273 CRTC_REG(mmCRTC_COUNT_CONTROL), regval); in program_horz_count_by_2()
378 addr = CRTC_REG(mmCRTC_V_TOTAL_MIN); in dce110_timing_generator_set_drr()
[all …]
/Linux-v4.19/drivers/gpu/drm/vc4/
Dvc4_crtc.c62 #define CRTC_REG(reg) { reg, #reg } macro
67 CRTC_REG(PV_CONTROL),
68 CRTC_REG(PV_V_CONTROL),
69 CRTC_REG(PV_VSYNCD_EVEN),
70 CRTC_REG(PV_HORZA),
71 CRTC_REG(PV_HORZB),
72 CRTC_REG(PV_VERTA),
73 CRTC_REG(PV_VERTB),
74 CRTC_REG(PV_VERTA_EVEN),
75 CRTC_REG(PV_VERTB_EVEN),
[all …]
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/dce80/
Ddce80_timing_generator.c83 #define CRTC_REG(reg) (reg + tg110->offsets.crtc) macro
124 uint32_t addr = CRTC_REG(mmCRTC_START_LINE_CONTROL); in dce80_timing_generator_enable_advanced_request()