Home
last modified time | relevance | path

Searched refs:CLK_UART3 (Results 1 – 22 of 22) sorted by relevance

/Linux-v4.19/include/dt-bindings/clock/
Dexynos5410.h50 #define CLK_UART3 260 macro
Dactions,s700-cmu.h61 #define CLK_UART3 39 macro
Dactions,s900-cmu.h88 #define CLK_UART3 70 macro
Dexynos5250.h98 #define CLK_UART3 292 macro
Ds5pv210.h161 #define CLK_UART3 140 macro
Dexynos5420.h71 #define CLK_UART3 260 macro
Dexynos4.h156 #define CLK_UART3 315 macro
Dsprd,sc9860-clk.h88 #define CLK_UART3 5 macro
/Linux-v4.19/drivers/clk/samsung/
Dclk-exynos5410.c203 GATE(CLK_UART3, "uart3", "aclk66", GATE_IP_PERIC, 3, 0, 0),
Dclk-s5pv210.c692 GATE(CLK_UART3, "uart3", "dout_pclkp", CLK_GATE_IP3, 20, 0, 0),
Dclk-exynos5250.c617 GATE(CLK_UART3, "uart3", "div_aclk66", GATE_IP_PERIC, 3, 0, 0),
Dclk-exynos4.c999 GATE(CLK_UART3, "uart3", "aclk100", GATE_IP_PERIL, 3,
Dclk-exynos5420.c1093 GATE(CLK_UART3, "uart3", "mout_user_aclk66_peric",
/Linux-v4.19/arch/arm/boot/dts/
Ds5pv210.dtsi371 clocks = <&clocks CLK_UART3>, <&clocks CLK_UART3>,
Dexynos5410.dtsi367 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
Dexynos4.dtsi492 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
Dexynos5250.dtsi1122 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
Dexynos5420.dtsi1490 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
/Linux-v4.19/drivers/clk/actions/
Dowl-s700.c526 [CLK_UART3] = &clk_uart3.common.hw,
Dowl-s900.c677 [CLK_UART3] = &uart3_clk.common.hw,
/Linux-v4.19/drivers/clk/renesas/
Dr9a06g032-clocks.c296 D_UGATE(CLK_UART3, "clk_uart3", UART_GROUP_34567, 1, 0, 0x760, 0x761, 0x762, 0x763),
/Linux-v4.19/drivers/clk/sprd/
Dsc9860-clk.c470 [CLK_UART3] = &uart3_clk.common.hw,