Searched refs:CLK_TOP_MSDCPLL_D2 (Results 1 – 9 of 9) sorted by relevance
/Linux-v4.19/include/dt-bindings/clock/ |
D | mt6797-clk.h | 110 #define CLK_TOP_MSDCPLL_D2 92 macro
|
D | mt8173-clk.h | 56 #define CLK_TOP_MSDCPLL_D2 38 macro
|
D | mt2712-clk.h | 119 #define CLK_TOP_MSDCPLL_D2 80 macro
|
D | mt2701-clk.h | 56 #define CLK_TOP_MSDCPLL_D2 38 macro
|
/Linux-v4.19/Documentation/devicetree/bindings/mmc/ |
D | mtk-sd.txt | 63 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
|
/Linux-v4.19/drivers/clk/mediatek/ |
D | clk-mt6797.c | 91 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll_ck", 1, 2),
|
D | clk-mt2701.c | 106 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
|
D | clk-mt2712.c | 212 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll_ck", 1,
|
D | clk-mt8173.c | 88 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
|