Searched refs:CLK_TOP_MSDC30_1_SEL (Results 1 – 12 of 12) sorted by relevance
| /Linux-v4.19/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 89 #define CLK_TOP_MSDC30_1_SEL 70 macro
|
| D | mt7622-clk.h | 89 #define CLK_TOP_MSDC30_1_SEL 69 macro
|
| D | mt8173-clk.h | 115 #define CLK_TOP_MSDC30_1_SEL 97 macro
|
| D | mt2712-clk.h | 152 #define CLK_TOP_MSDC30_1_SEL 113 macro
|
| D | mt2701-clk.h | 110 #define CLK_TOP_MSDC30_1_SEL 91 macro
|
| /Linux-v4.19/drivers/clk/mediatek/ |
| D | clk-mt8135.c | 372 MUX_GATE(CLK_TOP_MSDC30_1_SEL, "msdc30_1_sel", msdc30_parents, 0x0148, 0, 3, 7),
|
| D | clk-mt7622.c | 555 MUX_GATE(CLK_TOP_MSDC30_1_SEL, "msdc30_1_sel", msdc30_0_parents,
|
| D | clk-mt2701.c | 528 MUX_GATE(CLK_TOP_MSDC30_1_SEL, "msdc30_1_sel", msdc30_parents,
|
| D | clk-mt2712.c | 773 MUX_GATE(CLK_TOP_MSDC30_1_SEL, "msdc30_1_sel",
|
| D | clk-mt8173.c | 568 MUX_GATE(CLK_TOP_MSDC30_1_SEL, "msdc30_1_sel", msdc30_1_parents, 0x0070, 24, 3, 31),
|
| /Linux-v4.19/arch/arm64/boot/dts/mediatek/ |
| D | mt7622-rfb1.dts | 423 assigned-clocks = <&topckgen CLK_TOP_MSDC30_1_SEL>;
|
| /Linux-v4.19/arch/arm/boot/dts/ |
| D | mt7623.dtsi | 681 <&topckgen CLK_TOP_MSDC30_1_SEL>;
|
