Searched refs:CLK_TOP_MSDC30_0_SEL (Results 1 – 8 of 8) sorted by relevance
| /Linux-v4.19/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 105 #define CLK_TOP_MSDC30_0_SEL 86 macro
|
| D | mt7622-clk.h | 88 #define CLK_TOP_MSDC30_0_SEL 68 macro
|
| D | mt2701-clk.h | 103 #define CLK_TOP_MSDC30_0_SEL 84 macro
|
| /Linux-v4.19/drivers/clk/mediatek/ |
| D | clk-mt8135.c | 394 MUX_GATE(CLK_TOP_MSDC30_0_SEL, "msdc30_0_sel", msdc30_parents, 0x0164, 8, 3, 15),
|
| D | clk-mt7622.c | 553 MUX_GATE(CLK_TOP_MSDC30_0_SEL, "msdc30_0_sel", msdc30_0_parents,
|
| D | clk-mt2701.c | 525 MUX_GATE(CLK_TOP_MSDC30_0_SEL, "msdc30_0_sel", msdc30_parents,
|
| /Linux-v4.19/arch/arm64/boot/dts/mediatek/ |
| D | mt7622-rfb1.dts | 406 assigned-clocks = <&topckgen CLK_TOP_MSDC30_0_SEL>;
|
| /Linux-v4.19/arch/arm/boot/dts/ |
| D | mt7623.dtsi | 670 <&topckgen CLK_TOP_MSDC30_0_SEL>;
|
