Home
last modified time | relevance | path

Searched refs:CLK_TOP_MM_SEL (Results 1 – 11 of 11) sorted by relevance

/Linux-v4.19/include/dt-bindings/clock/
Dmt8173-clk.h103 #define CLK_TOP_MM_SEL 85 macro
Dmt2712-clk.h140 #define CLK_TOP_MM_SEL 101 macro
Dmt2701-clk.h95 #define CLK_TOP_MM_SEL 76 macro
/Linux-v4.19/Documentation/devicetree/bindings/soc/mediatek/
Dscpsys.txt60 <&topckgen CLK_TOP_MM_SEL>;
/Linux-v4.19/arch/arm64/boot/dts/mediatek/
Dmt2712e.dtsi283 clocks = <&topckgen CLK_TOP_MM_SEL>,
Dmt8173.dtsi423 <&topckgen CLK_TOP_MM_SEL>,
885 assigned-clocks = <&topckgen CLK_TOP_MM_SEL>;
/Linux-v4.19/drivers/clk/mediatek/
Dclk-mt2701.c507 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents,
Dclk-mt2712.c746 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel",
Dclk-mt8173.c553 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x0040, 24, 4, 31),
/Linux-v4.19/arch/arm/boot/dts/
Dmt2701.dtsi155 clocks = <&topckgen CLK_TOP_MM_SEL>,
Dmt7623.dtsi259 clocks = <&topckgen CLK_TOP_MM_SEL>,