Home
last modified time | relevance | path

Searched refs:CLK_SCLK_UART3 (Results 1 – 15 of 15) sorted by relevance

/Linux-v4.19/include/dt-bindings/clock/
Dexynos5410.h28 #define CLK_SCLK_UART3 131 macro
Dexynos5250.h48 #define CLK_SCLK_UART3 149 macro
Dexynos7-clk.h43 #define CLK_SCLK_UART3 6 macro
Dexynos5420.h35 #define CLK_SCLK_UART3 131 macro
Dexynos4.h70 #define CLK_SCLK_UART3 154 macro
/Linux-v4.19/drivers/clk/samsung/
Dclk-exynos5410.c220 GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
Dclk-exynos5250.c538 GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
Dclk-exynos7.c363 GATE(CLK_SCLK_UART3, "sclk_uart3", "dout_sclk_uart3",
Dclk-exynos4.c928 GATE(CLK_SCLK_UART3, "uclk3", "div_uart3", SRC_MASK_PERIL0, 12,
Dclk-exynos5420.c1015 GATE(CLK_SCLK_UART3, "sclk_uart3", "dout_uart3",
/Linux-v4.19/arch/arm/boot/dts/
Dexynos5410.dtsi367 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
Dexynos4.dtsi492 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
Dexynos5250.dtsi1122 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
Dexynos5420.dtsi1490 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
/Linux-v4.19/arch/arm64/boot/dts/exynos/
Dexynos7.dtsi183 <&clock_top0 CLK_SCLK_UART3>;