Searched refs:CLK_SCLK_UART0 (Results 1 – 25 of 26) sorted by relevance
12
| /Linux-v4.19/include/dt-bindings/clock/ |
| D | exynos5410.h | 25 #define CLK_SCLK_UART0 128 macro
|
| D | exynos5250.h | 45 #define CLK_SCLK_UART0 146 macro
|
| D | exynos7-clk.h | 40 #define CLK_SCLK_UART0 3 macro
|
| D | exynos5420.h | 32 #define CLK_SCLK_UART0 128 macro
|
| D | exynos4.h | 67 #define CLK_SCLK_UART0 151 macro
|
| D | exynos3250.h | 258 #define CLK_SCLK_UART0 247 macro
|
| D | exynos5433.h | 440 #define CLK_SCLK_UART0 36 macro
|
| /Linux-v4.19/Documentation/devicetree/bindings/clock/ |
| D | exynos5410-clock.txt | 48 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| D | exynos3250-clock.txt | 55 clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
|
| D | exynos5433-clock.txt | 480 <&cmu_peric CLK_SCLK_UART0>;
|
| /Linux-v4.19/drivers/clk/samsung/ |
| D | clk-exynos5410.c | 214 GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
|
| D | clk-exynos5250.c | 532 GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
|
| D | clk-exynos3250.c | 570 GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
|
| D | clk-exynos7.c | 369 GATE(CLK_SCLK_UART0, "sclk_uart0", "dout_sclk_uart0",
|
| D | clk-exynos4.c | 922 GATE(CLK_SCLK_UART0, "uclk0", "div_uart0", SRC_MASK_PERIL0, 0,
|
| D | clk-exynos5420.c | 1009 GATE(CLK_SCLK_UART0, "sclk_uart0", "dout_uart0",
|
| /Linux-v4.19/arch/arm/boot/dts/ |
| D | exynos5410.dtsi | 346 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| D | exynos3250-monk.dts | 445 assigned-clocks = <&cmu CLK_SCLK_UART0>;
|
| D | exynos3250-rinato.dts | 622 assigned-clocks = <&cmu CLK_SCLK_UART0>;
|
| D | exynos3250.dtsi | 483 clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
|
| D | exynos4.dtsi | 459 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| D | exynos5250.dtsi | 1101 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| D | exynos5420.dtsi | 1469 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| /Linux-v4.19/arch/arm64/boot/dts/exynos/ |
| D | exynos7.dtsi | 171 <&clock_top0 CLK_SCLK_UART0>;
|
| D | exynos5433.dtsi | 1234 <&cmu_peric CLK_SCLK_UART0>;
|
12
