Home
last modified time | relevance | path

Searched refs:CLK_MCT (Results 1 – 16 of 16) sorted by relevance

/Linux-v4.19/include/dt-bindings/clock/
Dexynos5410.h52 #define CLK_MCT 315 macro
Dexynos5250.h141 #define CLK_MCT 335 macro
Dexynos5420.h110 #define CLK_MCT 315 macro
Dexynos4.h185 #define CLK_MCT 344 macro
Dexynos3250.h156 #define CLK_MCT 147 macro
/Linux-v4.19/drivers/clk/samsung/
Dclk-exynos5410.c170 GATE(CLK_MCT, "mct", "aclk66", GATE_IP_PERIS, 18, 0, 0),
Dclk-exynos4.c1090 GATE(CLK_MCT, "mct", "aclk100", E4210_GATE_IP_PERIR, 13,
1129 GATE(CLK_MCT, "mct", "aclk100", E4X12_GATE_IP_PERIR, 13,
Dclk-exynos5250.c666 GATE(CLK_MCT, "mct", "div_aclk66", GATE_IP_PERIS, 18, 0, 0),
Dclk-exynos3250.c481 GATE(CLK_MCT, "mct", "div_aclk_100", GATE_IP_PERIR, 13, 0, 0),
Dclk-exynos5420.c1159 GATE(CLK_MCT, "mct", "aclk66_psgen", GATE_IP_PERIS, 18, 0, 0),
/Linux-v4.19/arch/arm/boot/dts/
Dexynos5410.dtsi325 clocks = <&fin_pll>, <&clock CLK_MCT>;
Dexynos4210.dtsi114 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
Dexynos4412.dtsi251 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
Dexynos3250.dtsi272 clocks = <&cmu CLK_FIN_PLL>, <&cmu CLK_MCT>;
Dexynos5250.dtsi205 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
Dexynos5420.dtsi1447 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;