Home
last modified time | relevance | path

Searched refs:CLK (Results 1 – 25 of 42) sorted by relevance

12

/Linux-v4.19/arch/c6x/platforms/
Dplldata.c158 CLK(NULL, "pll1", &c6x_soc_pll1.sysclks[0]),
159 CLK(NULL, "pll1_sysclk2", &c6x_soc_pll1.sysclks[2]),
160 CLK(NULL, "pll1_sysclk3", &c6x_soc_pll1.sysclks[3]),
161 CLK(NULL, "pll1_sysclk4", &c6x_soc_pll1.sysclks[4]),
162 CLK(NULL, "pll1_sysclk5", &c6x_soc_pll1.sysclks[5]),
163 CLK(NULL, "core", &c6x_core_clk),
164 CLK("i2c_davinci.1", NULL, &c6x_i2c_clk),
165 CLK("watchdog", NULL, &c6x_watchdog_clk),
166 CLK("2c81800.mdio", NULL, &c6x_mdio_clk),
167 CLK("", NULL, NULL)
[all …]
/Linux-v4.19/arch/arm/mach-omap1/
Dclock_data.c675 CLK(NULL, "ck_ref", &ck_ref, CK_16XX | CK_1510 | CK_310 | CK_7XX),
676 CLK(NULL, "ck_dpll1", &ck_dpll1, CK_16XX | CK_1510 | CK_310 | CK_7XX),
678 CLK(NULL, "ck_dpll1out", &ck_dpll1out.clk, CK_16XX),
679 CLK(NULL, "ck_sossi", &sossi_ck, CK_16XX),
680 CLK(NULL, "arm_ck", &arm_ck, CK_16XX | CK_1510 | CK_310),
681 CLK(NULL, "armper_ck", &armper_ck.clk, CK_16XX | CK_1510 | CK_310),
682 CLK("omap_gpio.0", "ick", &arm_gpio_ck, CK_1510 | CK_310),
683 CLK(NULL, "armxor_ck", &armxor_ck.clk, CK_16XX | CK_1510 | CK_310 | CK_7XX),
684 CLK(NULL, "armtim_ck", &armtim_ck.clk, CK_16XX | CK_1510 | CK_310),
685 CLK("omap_wdt", "fck", &armwdt_ck.clk, CK_16XX | CK_1510 | CK_310),
[all …]
Dclock.h29 #define CLK(dev, con, ck, cp) \ macro
/Linux-v4.19/arch/arm/boot/dts/
Dste-href-family-pinctrl.dtsi236 "GPIO217_AH12"; /* CLK */
256 pins = "GPIO217_AH12"; /* CLK */
273 pins = "GPIO217_AH12"; /* CLK */
299 pins = "GPIO23_AA4"; /* CLK */
332 pins = "GPIO23_AA4"; /* CLK */
346 pins = "GPIO208_AH16"; /* CLK */
366 pins = "GPIO208_AH16"; /* CLK */
390 pins = "GPIO128_A5"; /* CLK */
414 pins = "GPIO128_A5"; /* CLK */
446 pins = "GPIO203_AE23"; /* CLK */
[all …]
Dstm32f7-pinctrl.dtsi232 <STM32_PINMUX('C', 12, AF12)>, /* SDMMC1 CLK */
245 <STM32_PINMUX('C', 12, AF12)>; /* SDMMC1 CLK */
263 <STM32_PINMUX('D', 6, AF11)>, /* SDMMC2 CLK */
276 <STM32_PINMUX('D', 6, AF11)>; /* SDMMC2 CLK */
Dsun7i-a20-bananapi.dts233 "SD0-D1", "SD0-D0", "SD0-CLK", "SD0-CMD", "SD0-D3",
250 "", "", "SPI-CE0", "SPI-CLK", "SPI-MOSI",
/Linux-v4.19/Documentation/devicetree/bindings/display/ti/
Dti,omap5-dss.txt77 - lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,
99 - lanes: list of 8 pin numbers for the HDMI lanes: CLK+, CLK-, D0+, D0-,
Dti,omap4-dss.txt96 - lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,
118 - lanes: list of 8 pin numbers for the HDMI lanes: CLK+, CLK-, D0+, D0-,
Dti,dra7-dss.txt73 - lanes: list of 8 pin numbers for the HDMI lanes: CLK+, CLK-, D0+, D0-,
Dti,omap3-dss.txt86 - lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,
/Linux-v4.19/drivers/gpu/drm/msm/dsi/
Dmmss_cc.xml.h50 CLK = 0, enumerator
59 case CLK: return 0x0000004c; in __offset_CLK()
/Linux-v4.19/Documentation/devicetree/bindings/media/
Drenesas,drif.txt8 | |-----SCK------->|CLK |
16 CLK & SYNC. Each internal channel has its own dedicated resources like
21 The internal channels sharing the CLK & SYNC are tied together by their
91 | |-----SCK------->|CLK |
139 | |-----SCK------->|CLK |
/Linux-v4.19/arch/arm64/boot/dts/qcom/
Dmsm8992-pins.dtsi41 /* SDC1: CLK -> 0, CMD -> 1, DATA -> 2, RCLK -> 3 */
42 /* SDC2: CLK -> 4, CMD -> 5, DATA -> 6 */
/Linux-v4.19/arch/arm64/boot/dts/amlogic/
Dmeson-gxl-s905x-khadas-vim.dts150 "SDCard D1", "SDCard D0", "SDCard CLK", "SDCard CMD",
159 "WIFI SDIO D3", "WIFI SDIO CLK", "WIFI SDIO CMD",
162 "Bluetooth PCM SYNC", "Bluetooth PCM CLK",
Dmeson-gxbb-nanopi-k2.dts221 "SDCard D1", "SDCard D0", "SDCard CLK", "SDCard CMD",
240 "WIFI SDIO D3", "WIFI SDIO CLK", "WIFI SDIO CMD",
243 "Bluetooth PCM SYNC", "Bluetooth PCM CLK",
Dmeson-gxl-s905x-libretech-cc.dts200 "SDCard D1", "SDCard D0", "SDCard CLK", "SDCard CMD",
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/gpio/
Dddc_regs.h129 DDC_REG_LIST(CLK,id)\
139 DDC_VGA_REG_LIST(CLK)\
/Linux-v4.19/arch/c6x/include/asm/
Dclock.h124 #define CLK(dev, con, ck) \ macro
/Linux-v4.19/Documentation/devicetree/bindings/hwmon/
Dg762.txt8 on CLK pin of the chip.
/Linux-v4.19/arch/arm64/boot/dts/mediatek/
Dmt7622-rfb1.dts104 * DAT5,DAT6,DAT7,CMD,CLK for eMMC respectively
248 * DAT2, DAT3, CMD, CLK for SD respectively.
/Linux-v4.19/Documentation/devicetree/bindings/regulator/
Dtps6586x.txt85 regulator-name = "PCIE CLK";
/Linux-v4.19/drivers/clk/ti/
Dclock.h84 #define CLK(dev, con, ck) \ macro
/Linux-v4.19/drivers/net/ethernet/cadence/
Dmacb_main.c2069 config = GEM_BF(CLK, GEM_CLK_DIV8); in gem_mdc_clk_div()
2071 config = GEM_BF(CLK, GEM_CLK_DIV16); in gem_mdc_clk_div()
2073 config = GEM_BF(CLK, GEM_CLK_DIV32); in gem_mdc_clk_div()
2075 config = GEM_BF(CLK, GEM_CLK_DIV48); in gem_mdc_clk_div()
2077 config = GEM_BF(CLK, GEM_CLK_DIV64); in gem_mdc_clk_div()
2079 config = GEM_BF(CLK, GEM_CLK_DIV96); in gem_mdc_clk_div()
2094 config = MACB_BF(CLK, MACB_CLK_DIV8); in macb_mdc_clk_div()
2096 config = MACB_BF(CLK, MACB_CLK_DIV16); in macb_mdc_clk_div()
2098 config = MACB_BF(CLK, MACB_CLK_DIV32); in macb_mdc_clk_div()
2100 config = MACB_BF(CLK, MACB_CLK_DIV64); in macb_mdc_clk_div()
[all …]
/Linux-v4.19/drivers/video/fbdev/via/
Dhw.h644 void viafb_set_vclock(u32 CLK, int set_iga);
/Linux-v4.19/drivers/media/dvb-frontends/
Dbcm3510_priv.h147 u8 CLK :1; member

12