Searched refs:CHL_INT2_MSK (Results 1 – 3 of 3) sorted by relevance
| /Linux-v4.19/drivers/scsi/hisi_sas/ |
| D | hisi_sas_v1_hw.c | 187 #define CHL_INT2_MSK (PORT_BASE + 0x1c4) macro 818 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0x12a); in start_phys_v1_hw() 829 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0x6a); in phys_init_v1_hw() 830 hisi_sas_phy_read32(hisi_hba, i, CHL_INT2_MSK); in phys_init_v1_hw() 1773 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0x8000012a); in interrupt_openall_v1_hw()
|
| D | hisi_sas_v3_hw.c | 184 #define CHL_INT2_MSK (PORT_BASE + 0x1c8) macro 486 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0xffffbfe); in init_reg_v3_hw() 1392 u32 irq_msk = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT2_MSK); in handle_chl_int2_v3_hw() 1959 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0xffffffff); in interrupt_disable_v3_hw()
|
| D | hisi_sas_v2_hw.c | 252 #define CHL_INT2_MSK (PORT_BASE + 0x1c8) macro 1250 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0x8ffffbfe); in init_reg_v2_hw() 3442 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0xffffffff); in interrupt_disable_v2_hw()
|