Searched refs:CGU_CLK_DIV (Results 1 – 5 of 5) sorted by relevance
/Linux-v4.19/drivers/clk/ingenic/ |
D | jz4770-cgu.c | 144 "cclk", CGU_CLK_DIV, 149 "h0clk", CGU_CLK_DIV, 154 "h1clk", CGU_CLK_DIV | CGU_CLK_GATE, 160 "h2clk", CGU_CLK_DIV, 165 "c1clk", CGU_CLK_DIV | CGU_CLK_GATE, 171 "pclk", CGU_CLK_DIV, 179 "mmc0_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 186 "mmc1_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 193 "mmc2_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 200 "cim", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, [all …]
|
D | jz4740-cgu.c | 91 "pll half", CGU_CLK_DIV, 97 "cclk", CGU_CLK_DIV, 103 "hclk", CGU_CLK_DIV, 109 "pclk", CGU_CLK_DIV, 115 "mclk", CGU_CLK_DIV, 121 "lcd", CGU_CLK_DIV | CGU_CLK_GATE, 128 "lcd_pclk", CGU_CLK_DIV, 134 "i2s", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, 142 "spi", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, 150 "mmc", CGU_CLK_DIV | CGU_CLK_GATE, [all …]
|
D | jz4780-cgu.c | 297 "cpu", CGU_CLK_DIV, 303 "l2cache", CGU_CLK_DIV, 309 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV, 324 "ahb2", CGU_CLK_DIV, 330 "pclk", CGU_CLK_DIV, 336 "ddr", CGU_CLK_MUX | CGU_CLK_DIV, 343 "vpu", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, 352 "i2s_pll", CGU_CLK_MUX | CGU_CLK_DIV, 365 "lcd0pixclk", CGU_CLK_MUX | CGU_CLK_DIV, 373 "lcd1pixclk", CGU_CLK_MUX | CGU_CLK_DIV, [all …]
|
D | cgu.c | 383 if (clk_info->type & CGU_CLK_DIV) { in ingenic_clk_recalc_rate() 433 if (clk_info->type & CGU_CLK_DIV) in ingenic_clk_round_rate() 456 if (clk_info->type & CGU_CLK_DIV) { in ingenic_clk_set_rate() 689 if (caps & CGU_CLK_DIV) { in ingenic_register_clock() 690 caps &= ~CGU_CLK_DIV; in ingenic_register_clock()
|
D | cgu.h | 156 CGU_CLK_DIV = BIT(5), enumerator
|