Home
last modified time | relevance | path

Searched refs:CACHE_MODE_0_GEN7 (Results 1 – 5 of 5) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/i915/gvt/
Dmmio_context.c75 {RCS, CACHE_MODE_0_GEN7, 0xffff, true}, /* 0x7000 */
107 {RCS, CACHE_MODE_0_GEN7, 0xffff, true}, /* 0x7000 */
Dhandlers.c1875 MMIO_DFH(CACHE_MODE_0_GEN7, D_ALL, F_MODE_MASK | F_CMD_ACCESS, in init_generic_mmio_info()
/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_workarounds.c142 WA_CLR_BIT_MASKED(CACHE_MODE_0_GEN7, HIZ_RAW_STALL_OPT_DISABLE); in gen8_ctx_workarounds_init()
Dintel_pm.c8866 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE)); in hsw_init_clock_gating()
8869 I915_WRITE(CACHE_MODE_0_GEN7, in hsw_init_clock_gating()
8918 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE)); in ivb_init_clock_gating()
8962 I915_WRITE(CACHE_MODE_0_GEN7, in ivb_init_clock_gating()
9010 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE)); in vlv_init_clock_gating()
Di915_reg.h2775 #define CACHE_MODE_0_GEN7 _MMIO(0x7000) /* IVB+ */ macro