1 /*
2 * OV519 driver
3 *
4 * Copyright (C) 2008-2011 Jean-François Moine <moinejf@free.fr>
5 * Copyright (C) 2009 Hans de Goede <hdegoede@redhat.com>
6 *
7 * This module is adapted from the ov51x-jpeg package, which itself
8 * was adapted from the ov511 driver.
9 *
10 * Original copyright for the ov511 driver is:
11 *
12 * Copyright (c) 1999-2006 Mark W. McClelland
13 * Support for OV519, OV8610 Copyright (c) 2003 Joerg Heckenbach
14 * Many improvements by Bret Wallach <bwallac1@san.rr.com>
15 * Color fixes by by Orion Sky Lawlor <olawlor@acm.org> (2/26/2000)
16 * OV7620 fixes by Charl P. Botha <cpbotha@ieee.org>
17 * Changes by Claudio Matsuoka <claudio@conectiva.com>
18 *
19 * ov51x-jpeg original copyright is:
20 *
21 * Copyright (c) 2004-2007 Romain Beauxis <toots@rastageeks.org>
22 * Support for OV7670 sensors was contributed by Sam Skipsey <aoanla@yahoo.com>
23 *
24 * This program is free software; you can redistribute it and/or modify
25 * it under the terms of the GNU General Public License as published by
26 * the Free Software Foundation; either version 2 of the License, or
27 * any later version.
28 *
29 * This program is distributed in the hope that it will be useful,
30 * but WITHOUT ANY WARRANTY; without even the implied warranty of
31 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
32 * GNU General Public License for more details.
33 *
34 */
35
36 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
37
38 #define MODULE_NAME "ov519"
39
40 #include <linux/input.h>
41 #include "gspca.h"
42
43 /* The jpeg_hdr is used by w996Xcf only */
44 /* The CONEX_CAM define for jpeg.h needs renaming, now its used here too */
45 #define CONEX_CAM
46 #include "jpeg.h"
47
48 MODULE_AUTHOR("Jean-Francois Moine <http://moinejf.free.fr>");
49 MODULE_DESCRIPTION("OV519 USB Camera Driver");
50 MODULE_LICENSE("GPL");
51
52 /* global parameters */
53 static int frame_rate;
54
55 /* Number of times to retry a failed I2C transaction. Increase this if you
56 * are getting "Failed to read sensor ID..." */
57 static int i2c_detect_tries = 10;
58
59 /* ov519 device descriptor */
60 struct sd {
61 struct gspca_dev gspca_dev; /* !! must be the first item */
62
63 struct v4l2_ctrl *jpegqual;
64 struct v4l2_ctrl *freq;
65 struct { /* h/vflip control cluster */
66 struct v4l2_ctrl *hflip;
67 struct v4l2_ctrl *vflip;
68 };
69 struct { /* autobrightness/brightness control cluster */
70 struct v4l2_ctrl *autobright;
71 struct v4l2_ctrl *brightness;
72 };
73
74 u8 revision;
75
76 u8 packet_nr;
77
78 char bridge;
79 #define BRIDGE_OV511 0
80 #define BRIDGE_OV511PLUS 1
81 #define BRIDGE_OV518 2
82 #define BRIDGE_OV518PLUS 3
83 #define BRIDGE_OV519 4 /* = ov530 */
84 #define BRIDGE_OVFX2 5
85 #define BRIDGE_W9968CF 6
86 #define BRIDGE_MASK 7
87
88 char invert_led;
89 #define BRIDGE_INVERT_LED 8
90
91 char snapshot_pressed;
92 char snapshot_needs_reset;
93
94 /* Determined by sensor type */
95 u8 sif;
96
97 #define QUALITY_MIN 50
98 #define QUALITY_MAX 70
99 #define QUALITY_DEF 50
100
101 u8 stopped; /* Streaming is temporarily paused */
102 u8 first_frame;
103
104 u8 frame_rate; /* current Framerate */
105 u8 clockdiv; /* clockdiv override */
106
107 s8 sensor; /* Type of image sensor chip (SEN_*) */
108
109 u8 sensor_addr;
110 u16 sensor_width;
111 u16 sensor_height;
112 s16 sensor_reg_cache[256];
113
114 u8 jpeg_hdr[JPEG_HDR_SZ];
115 };
116 enum sensors {
117 SEN_OV2610,
118 SEN_OV2610AE,
119 SEN_OV3610,
120 SEN_OV6620,
121 SEN_OV6630,
122 SEN_OV66308AF,
123 SEN_OV7610,
124 SEN_OV7620,
125 SEN_OV7620AE,
126 SEN_OV7640,
127 SEN_OV7648,
128 SEN_OV7660,
129 SEN_OV7670,
130 SEN_OV76BE,
131 SEN_OV8610,
132 SEN_OV9600,
133 };
134
135 /* Note this is a bit of a hack, but the w9968cf driver needs the code for all
136 the ov sensors which is already present here. When we have the time we
137 really should move the sensor drivers to v4l2 sub drivers. */
138 #include "w996Xcf.c"
139
140 /* table of the disabled controls */
141 struct ctrl_valid {
142 unsigned int has_brightness:1;
143 unsigned int has_contrast:1;
144 unsigned int has_exposure:1;
145 unsigned int has_autogain:1;
146 unsigned int has_sat:1;
147 unsigned int has_hvflip:1;
148 unsigned int has_autobright:1;
149 unsigned int has_freq:1;
150 };
151
152 static const struct ctrl_valid valid_controls[] = {
153 [SEN_OV2610] = {
154 .has_exposure = 1,
155 .has_autogain = 1,
156 },
157 [SEN_OV2610AE] = {
158 .has_exposure = 1,
159 .has_autogain = 1,
160 },
161 [SEN_OV3610] = {
162 /* No controls */
163 },
164 [SEN_OV6620] = {
165 .has_brightness = 1,
166 .has_contrast = 1,
167 .has_sat = 1,
168 .has_autobright = 1,
169 .has_freq = 1,
170 },
171 [SEN_OV6630] = {
172 .has_brightness = 1,
173 .has_contrast = 1,
174 .has_sat = 1,
175 .has_autobright = 1,
176 .has_freq = 1,
177 },
178 [SEN_OV66308AF] = {
179 .has_brightness = 1,
180 .has_contrast = 1,
181 .has_sat = 1,
182 .has_autobright = 1,
183 .has_freq = 1,
184 },
185 [SEN_OV7610] = {
186 .has_brightness = 1,
187 .has_contrast = 1,
188 .has_sat = 1,
189 .has_autobright = 1,
190 .has_freq = 1,
191 },
192 [SEN_OV7620] = {
193 .has_brightness = 1,
194 .has_contrast = 1,
195 .has_sat = 1,
196 .has_autobright = 1,
197 .has_freq = 1,
198 },
199 [SEN_OV7620AE] = {
200 .has_brightness = 1,
201 .has_contrast = 1,
202 .has_sat = 1,
203 .has_autobright = 1,
204 .has_freq = 1,
205 },
206 [SEN_OV7640] = {
207 .has_brightness = 1,
208 .has_sat = 1,
209 .has_freq = 1,
210 },
211 [SEN_OV7648] = {
212 .has_brightness = 1,
213 .has_sat = 1,
214 .has_freq = 1,
215 },
216 [SEN_OV7660] = {
217 .has_brightness = 1,
218 .has_contrast = 1,
219 .has_sat = 1,
220 .has_hvflip = 1,
221 .has_freq = 1,
222 },
223 [SEN_OV7670] = {
224 .has_brightness = 1,
225 .has_contrast = 1,
226 .has_hvflip = 1,
227 .has_freq = 1,
228 },
229 [SEN_OV76BE] = {
230 .has_brightness = 1,
231 .has_contrast = 1,
232 .has_sat = 1,
233 .has_autobright = 1,
234 .has_freq = 1,
235 },
236 [SEN_OV8610] = {
237 .has_brightness = 1,
238 .has_contrast = 1,
239 .has_sat = 1,
240 .has_autobright = 1,
241 },
242 [SEN_OV9600] = {
243 .has_exposure = 1,
244 .has_autogain = 1,
245 },
246 };
247
248 static const struct v4l2_pix_format ov519_vga_mode[] = {
249 {320, 240, V4L2_PIX_FMT_JPEG, V4L2_FIELD_NONE,
250 .bytesperline = 320,
251 .sizeimage = 320 * 240 * 3 / 8 + 590,
252 .colorspace = V4L2_COLORSPACE_JPEG,
253 .priv = 1},
254 {640, 480, V4L2_PIX_FMT_JPEG, V4L2_FIELD_NONE,
255 .bytesperline = 640,
256 .sizeimage = 640 * 480 * 3 / 8 + 590,
257 .colorspace = V4L2_COLORSPACE_JPEG,
258 .priv = 0},
259 };
260 static const struct v4l2_pix_format ov519_sif_mode[] = {
261 {160, 120, V4L2_PIX_FMT_JPEG, V4L2_FIELD_NONE,
262 .bytesperline = 160,
263 .sizeimage = 160 * 120 * 3 / 8 + 590,
264 .colorspace = V4L2_COLORSPACE_JPEG,
265 .priv = 3},
266 {176, 144, V4L2_PIX_FMT_JPEG, V4L2_FIELD_NONE,
267 .bytesperline = 176,
268 .sizeimage = 176 * 144 * 3 / 8 + 590,
269 .colorspace = V4L2_COLORSPACE_JPEG,
270 .priv = 1},
271 {320, 240, V4L2_PIX_FMT_JPEG, V4L2_FIELD_NONE,
272 .bytesperline = 320,
273 .sizeimage = 320 * 240 * 3 / 8 + 590,
274 .colorspace = V4L2_COLORSPACE_JPEG,
275 .priv = 2},
276 {352, 288, V4L2_PIX_FMT_JPEG, V4L2_FIELD_NONE,
277 .bytesperline = 352,
278 .sizeimage = 352 * 288 * 3 / 8 + 590,
279 .colorspace = V4L2_COLORSPACE_JPEG,
280 .priv = 0},
281 };
282
283 /* Note some of the sizeimage values for the ov511 / ov518 may seem
284 larger then necessary, however they need to be this big as the ov511 /
285 ov518 always fills the entire isoc frame, using 0 padding bytes when
286 it doesn't have any data. So with low framerates the amount of data
287 transferred can become quite large (libv4l will remove all the 0 padding
288 in userspace). */
289 static const struct v4l2_pix_format ov518_vga_mode[] = {
290 {320, 240, V4L2_PIX_FMT_OV518, V4L2_FIELD_NONE,
291 .bytesperline = 320,
292 .sizeimage = 320 * 240 * 3,
293 .colorspace = V4L2_COLORSPACE_JPEG,
294 .priv = 1},
295 {640, 480, V4L2_PIX_FMT_OV518, V4L2_FIELD_NONE,
296 .bytesperline = 640,
297 .sizeimage = 640 * 480 * 2,
298 .colorspace = V4L2_COLORSPACE_JPEG,
299 .priv = 0},
300 };
301 static const struct v4l2_pix_format ov518_sif_mode[] = {
302 {160, 120, V4L2_PIX_FMT_OV518, V4L2_FIELD_NONE,
303 .bytesperline = 160,
304 .sizeimage = 70000,
305 .colorspace = V4L2_COLORSPACE_JPEG,
306 .priv = 3},
307 {176, 144, V4L2_PIX_FMT_OV518, V4L2_FIELD_NONE,
308 .bytesperline = 176,
309 .sizeimage = 70000,
310 .colorspace = V4L2_COLORSPACE_JPEG,
311 .priv = 1},
312 {320, 240, V4L2_PIX_FMT_OV518, V4L2_FIELD_NONE,
313 .bytesperline = 320,
314 .sizeimage = 320 * 240 * 3,
315 .colorspace = V4L2_COLORSPACE_JPEG,
316 .priv = 2},
317 {352, 288, V4L2_PIX_FMT_OV518, V4L2_FIELD_NONE,
318 .bytesperline = 352,
319 .sizeimage = 352 * 288 * 3,
320 .colorspace = V4L2_COLORSPACE_JPEG,
321 .priv = 0},
322 };
323
324 static const struct v4l2_pix_format ov511_vga_mode[] = {
325 {320, 240, V4L2_PIX_FMT_OV511, V4L2_FIELD_NONE,
326 .bytesperline = 320,
327 .sizeimage = 320 * 240 * 3,
328 .colorspace = V4L2_COLORSPACE_JPEG,
329 .priv = 1},
330 {640, 480, V4L2_PIX_FMT_OV511, V4L2_FIELD_NONE,
331 .bytesperline = 640,
332 .sizeimage = 640 * 480 * 2,
333 .colorspace = V4L2_COLORSPACE_JPEG,
334 .priv = 0},
335 };
336 static const struct v4l2_pix_format ov511_sif_mode[] = {
337 {160, 120, V4L2_PIX_FMT_OV511, V4L2_FIELD_NONE,
338 .bytesperline = 160,
339 .sizeimage = 70000,
340 .colorspace = V4L2_COLORSPACE_JPEG,
341 .priv = 3},
342 {176, 144, V4L2_PIX_FMT_OV511, V4L2_FIELD_NONE,
343 .bytesperline = 176,
344 .sizeimage = 70000,
345 .colorspace = V4L2_COLORSPACE_JPEG,
346 .priv = 1},
347 {320, 240, V4L2_PIX_FMT_OV511, V4L2_FIELD_NONE,
348 .bytesperline = 320,
349 .sizeimage = 320 * 240 * 3,
350 .colorspace = V4L2_COLORSPACE_JPEG,
351 .priv = 2},
352 {352, 288, V4L2_PIX_FMT_OV511, V4L2_FIELD_NONE,
353 .bytesperline = 352,
354 .sizeimage = 352 * 288 * 3,
355 .colorspace = V4L2_COLORSPACE_JPEG,
356 .priv = 0},
357 };
358
359 static const struct v4l2_pix_format ovfx2_ov2610_mode[] = {
360 {800, 600, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
361 .bytesperline = 800,
362 .sizeimage = 800 * 600,
363 .colorspace = V4L2_COLORSPACE_SRGB,
364 .priv = 1},
365 {1600, 1200, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
366 .bytesperline = 1600,
367 .sizeimage = 1600 * 1200,
368 .colorspace = V4L2_COLORSPACE_SRGB},
369 };
370 static const struct v4l2_pix_format ovfx2_ov3610_mode[] = {
371 {640, 480, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
372 .bytesperline = 640,
373 .sizeimage = 640 * 480,
374 .colorspace = V4L2_COLORSPACE_SRGB,
375 .priv = 1},
376 {800, 600, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
377 .bytesperline = 800,
378 .sizeimage = 800 * 600,
379 .colorspace = V4L2_COLORSPACE_SRGB,
380 .priv = 1},
381 {1024, 768, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
382 .bytesperline = 1024,
383 .sizeimage = 1024 * 768,
384 .colorspace = V4L2_COLORSPACE_SRGB,
385 .priv = 1},
386 {1600, 1200, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
387 .bytesperline = 1600,
388 .sizeimage = 1600 * 1200,
389 .colorspace = V4L2_COLORSPACE_SRGB,
390 .priv = 0},
391 {2048, 1536, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
392 .bytesperline = 2048,
393 .sizeimage = 2048 * 1536,
394 .colorspace = V4L2_COLORSPACE_SRGB,
395 .priv = 0},
396 };
397 static const struct v4l2_pix_format ovfx2_ov9600_mode[] = {
398 {640, 480, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
399 .bytesperline = 640,
400 .sizeimage = 640 * 480,
401 .colorspace = V4L2_COLORSPACE_SRGB,
402 .priv = 1},
403 {1280, 1024, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
404 .bytesperline = 1280,
405 .sizeimage = 1280 * 1024,
406 .colorspace = V4L2_COLORSPACE_SRGB},
407 };
408
409 /* Registers common to OV511 / OV518 */
410 #define R51x_FIFO_PSIZE 0x30 /* 2 bytes wide w/ OV518(+) */
411 #define R51x_SYS_RESET 0x50
412 /* Reset type flags */
413 #define OV511_RESET_OMNICE 0x08
414 #define R51x_SYS_INIT 0x53
415 #define R51x_SYS_SNAP 0x52
416 #define R51x_SYS_CUST_ID 0x5f
417 #define R51x_COMP_LUT_BEGIN 0x80
418
419 /* OV511 Camera interface register numbers */
420 #define R511_CAM_DELAY 0x10
421 #define R511_CAM_EDGE 0x11
422 #define R511_CAM_PXCNT 0x12
423 #define R511_CAM_LNCNT 0x13
424 #define R511_CAM_PXDIV 0x14
425 #define R511_CAM_LNDIV 0x15
426 #define R511_CAM_UV_EN 0x16
427 #define R511_CAM_LINE_MODE 0x17
428 #define R511_CAM_OPTS 0x18
429
430 #define R511_SNAP_FRAME 0x19
431 #define R511_SNAP_PXCNT 0x1a
432 #define R511_SNAP_LNCNT 0x1b
433 #define R511_SNAP_PXDIV 0x1c
434 #define R511_SNAP_LNDIV 0x1d
435 #define R511_SNAP_UV_EN 0x1e
436 #define R511_SNAP_OPTS 0x1f
437
438 #define R511_DRAM_FLOW_CTL 0x20
439 #define R511_FIFO_OPTS 0x31
440 #define R511_I2C_CTL 0x40
441 #define R511_SYS_LED_CTL 0x55 /* OV511+ only */
442 #define R511_COMP_EN 0x78
443 #define R511_COMP_LUT_EN 0x79
444
445 /* OV518 Camera interface register numbers */
446 #define R518_GPIO_OUT 0x56 /* OV518(+) only */
447 #define R518_GPIO_CTL 0x57 /* OV518(+) only */
448
449 /* OV519 Camera interface register numbers */
450 #define OV519_R10_H_SIZE 0x10
451 #define OV519_R11_V_SIZE 0x11
452 #define OV519_R12_X_OFFSETL 0x12
453 #define OV519_R13_X_OFFSETH 0x13
454 #define OV519_R14_Y_OFFSETL 0x14
455 #define OV519_R15_Y_OFFSETH 0x15
456 #define OV519_R16_DIVIDER 0x16
457 #define OV519_R20_DFR 0x20
458 #define OV519_R25_FORMAT 0x25
459
460 /* OV519 System Controller register numbers */
461 #define OV519_R51_RESET1 0x51
462 #define OV519_R54_EN_CLK1 0x54
463 #define OV519_R57_SNAPSHOT 0x57
464
465 #define OV519_GPIO_DATA_OUT0 0x71
466 #define OV519_GPIO_IO_CTRL0 0x72
467
468 /*#define OV511_ENDPOINT_ADDRESS 1 * Isoc endpoint number */
469
470 /*
471 * The FX2 chip does not give us a zero length read at end of frame.
472 * It does, however, give a short read at the end of a frame, if
473 * necessary, rather than run two frames together.
474 *
475 * By choosing the right bulk transfer size, we are guaranteed to always
476 * get a short read for the last read of each frame. Frame sizes are
477 * always a composite number (width * height, or a multiple) so if we
478 * choose a prime number, we are guaranteed that the last read of a
479 * frame will be short.
480 *
481 * But it isn't that easy: the 2.6 kernel requires a multiple of 4KB,
482 * otherwise EOVERFLOW "babbling" errors occur. I have not been able
483 * to figure out why. [PMiller]
484 *
485 * The constant (13 * 4096) is the largest "prime enough" number less than 64KB.
486 *
487 * It isn't enough to know the number of bytes per frame, in case we
488 * have data dropouts or buffer overruns (even though the FX2 double
489 * buffers, there are some pretty strict real time constraints for
490 * isochronous transfer for larger frame sizes).
491 */
492 /*jfm: this value does not work for 800x600 - see isoc_init */
493 #define OVFX2_BULK_SIZE (13 * 4096)
494
495 /* I2C registers */
496 #define R51x_I2C_W_SID 0x41
497 #define R51x_I2C_SADDR_3 0x42
498 #define R51x_I2C_SADDR_2 0x43
499 #define R51x_I2C_R_SID 0x44
500 #define R51x_I2C_DATA 0x45
501 #define R518_I2C_CTL 0x47 /* OV518(+) only */
502 #define OVFX2_I2C_ADDR 0x00
503
504 /* I2C ADDRESSES */
505 #define OV7xx0_SID 0x42
506 #define OV_HIRES_SID 0x60 /* OV9xxx / OV2xxx / OV3xxx */
507 #define OV8xx0_SID 0xa0
508 #define OV6xx0_SID 0xc0
509
510 /* OV7610 registers */
511 #define OV7610_REG_GAIN 0x00 /* gain setting (5:0) */
512 #define OV7610_REG_BLUE 0x01 /* blue channel balance */
513 #define OV7610_REG_RED 0x02 /* red channel balance */
514 #define OV7610_REG_SAT 0x03 /* saturation */
515 #define OV8610_REG_HUE 0x04 /* 04 reserved */
516 #define OV7610_REG_CNT 0x05 /* Y contrast */
517 #define OV7610_REG_BRT 0x06 /* Y brightness */
518 #define OV7610_REG_COM_C 0x14 /* misc common regs */
519 #define OV7610_REG_ID_HIGH 0x1c /* manufacturer ID MSB */
520 #define OV7610_REG_ID_LOW 0x1d /* manufacturer ID LSB */
521 #define OV7610_REG_COM_I 0x29 /* misc settings */
522
523 /* OV7660 and OV7670 registers */
524 #define OV7670_R00_GAIN 0x00 /* Gain lower 8 bits (rest in vref) */
525 #define OV7670_R01_BLUE 0x01 /* blue gain */
526 #define OV7670_R02_RED 0x02 /* red gain */
527 #define OV7670_R03_VREF 0x03 /* Pieces of GAIN, VSTART, VSTOP */
528 #define OV7670_R04_COM1 0x04 /* Control 1 */
529 /*#define OV7670_R07_AECHH 0x07 * AEC MS 5 bits */
530 #define OV7670_R0C_COM3 0x0c /* Control 3 */
531 #define OV7670_R0D_COM4 0x0d /* Control 4 */
532 #define OV7670_R0E_COM5 0x0e /* All "reserved" */
533 #define OV7670_R0F_COM6 0x0f /* Control 6 */
534 #define OV7670_R10_AECH 0x10 /* More bits of AEC value */
535 #define OV7670_R11_CLKRC 0x11 /* Clock control */
536 #define OV7670_R12_COM7 0x12 /* Control 7 */
537 #define OV7670_COM7_FMT_VGA 0x00
538 /*#define OV7670_COM7_YUV 0x00 * YUV */
539 #define OV7670_COM7_FMT_QVGA 0x10 /* QVGA format */
540 #define OV7670_COM7_FMT_MASK 0x38
541 #define OV7670_COM7_RESET 0x80 /* Register reset */
542 #define OV7670_R13_COM8 0x13 /* Control 8 */
543 #define OV7670_COM8_AEC 0x01 /* Auto exposure enable */
544 #define OV7670_COM8_AWB 0x02 /* White balance enable */
545 #define OV7670_COM8_AGC 0x04 /* Auto gain enable */
546 #define OV7670_COM8_BFILT 0x20 /* Band filter enable */
547 #define OV7670_COM8_AECSTEP 0x40 /* Unlimited AEC step size */
548 #define OV7670_COM8_FASTAEC 0x80 /* Enable fast AGC/AEC */
549 #define OV7670_R14_COM9 0x14 /* Control 9 - gain ceiling */
550 #define OV7670_R15_COM10 0x15 /* Control 10 */
551 #define OV7670_R17_HSTART 0x17 /* Horiz start high bits */
552 #define OV7670_R18_HSTOP 0x18 /* Horiz stop high bits */
553 #define OV7670_R19_VSTART 0x19 /* Vert start high bits */
554 #define OV7670_R1A_VSTOP 0x1a /* Vert stop high bits */
555 #define OV7670_R1E_MVFP 0x1e /* Mirror / vflip */
556 #define OV7670_MVFP_VFLIP 0x10 /* vertical flip */
557 #define OV7670_MVFP_MIRROR 0x20 /* Mirror image */
558 #define OV7670_R24_AEW 0x24 /* AGC upper limit */
559 #define OV7670_R25_AEB 0x25 /* AGC lower limit */
560 #define OV7670_R26_VPT 0x26 /* AGC/AEC fast mode op region */
561 #define OV7670_R32_HREF 0x32 /* HREF pieces */
562 #define OV7670_R3A_TSLB 0x3a /* lots of stuff */
563 #define OV7670_R3B_COM11 0x3b /* Control 11 */
564 #define OV7670_COM11_EXP 0x02
565 #define OV7670_COM11_HZAUTO 0x10 /* Auto detect 50/60 Hz */
566 #define OV7670_R3C_COM12 0x3c /* Control 12 */
567 #define OV7670_R3D_COM13 0x3d /* Control 13 */
568 #define OV7670_COM13_GAMMA 0x80 /* Gamma enable */
569 #define OV7670_COM13_UVSAT 0x40 /* UV saturation auto adjustment */
570 #define OV7670_R3E_COM14 0x3e /* Control 14 */
571 #define OV7670_R3F_EDGE 0x3f /* Edge enhancement factor */
572 #define OV7670_R40_COM15 0x40 /* Control 15 */
573 /*#define OV7670_COM15_R00FF 0xc0 * 00 to FF */
574 #define OV7670_R41_COM16 0x41 /* Control 16 */
575 #define OV7670_COM16_AWBGAIN 0x08 /* AWB gain enable */
576 /* end of ov7660 common registers */
577 #define OV7670_R55_BRIGHT 0x55 /* Brightness */
578 #define OV7670_R56_CONTRAS 0x56 /* Contrast control */
579 #define OV7670_R69_GFIX 0x69 /* Fix gain control */
580 /*#define OV7670_R8C_RGB444 0x8c * RGB 444 control */
581 #define OV7670_R9F_HAECC1 0x9f /* Hist AEC/AGC control 1 */
582 #define OV7670_RA0_HAECC2 0xa0 /* Hist AEC/AGC control 2 */
583 #define OV7670_RA5_BD50MAX 0xa5 /* 50hz banding step limit */
584 #define OV7670_RA6_HAECC3 0xa6 /* Hist AEC/AGC control 3 */
585 #define OV7670_RA7_HAECC4 0xa7 /* Hist AEC/AGC control 4 */
586 #define OV7670_RA8_HAECC5 0xa8 /* Hist AEC/AGC control 5 */
587 #define OV7670_RA9_HAECC6 0xa9 /* Hist AEC/AGC control 6 */
588 #define OV7670_RAA_HAECC7 0xaa /* Hist AEC/AGC control 7 */
589 #define OV7670_RAB_BD60MAX 0xab /* 60hz banding step limit */
590
591 struct ov_regvals {
592 u8 reg;
593 u8 val;
594 };
595 struct ov_i2c_regvals {
596 u8 reg;
597 u8 val;
598 };
599
600 /* Settings for OV2610 camera chip */
601 static const struct ov_i2c_regvals norm_2610[] = {
602 { 0x12, 0x80 }, /* reset */
603 };
604
605 static const struct ov_i2c_regvals norm_2610ae[] = {
606 {0x12, 0x80}, /* reset */
607 {0x13, 0xcd},
608 {0x09, 0x01},
609 {0x0d, 0x00},
610 {0x11, 0x80},
611 {0x12, 0x20}, /* 1600x1200 */
612 {0x33, 0x0c},
613 {0x35, 0x90},
614 {0x36, 0x37},
615 /* ms-win traces */
616 {0x11, 0x83}, /* clock / 3 ? */
617 {0x2d, 0x00}, /* 60 Hz filter */
618 {0x24, 0xb0}, /* normal colors */
619 {0x25, 0x90},
620 {0x10, 0x43},
621 };
622
623 static const struct ov_i2c_regvals norm_3620b[] = {
624 /*
625 * From the datasheet: "Note that after writing to register COMH
626 * (0x12) to change the sensor mode, registers related to the
627 * sensor’s cropping window will be reset back to their default
628 * values."
629 *
630 * "wait 4096 external clock ... to make sure the sensor is
631 * stable and ready to access registers" i.e. 160us at 24MHz
632 */
633 { 0x12, 0x80 }, /* COMH reset */
634 { 0x12, 0x00 }, /* QXGA, master */
635
636 /*
637 * 11 CLKRC "Clock Rate Control"
638 * [7] internal frequency doublers: on
639 * [6] video port mode: master
640 * [5:0] clock divider: 1
641 */
642 { 0x11, 0x80 },
643
644 /*
645 * 13 COMI "Common Control I"
646 * = 192 (0xC0) 11000000
647 * COMI[7] "AEC speed selection"
648 * = 1 (0x01) 1....... "Faster AEC correction"
649 * COMI[6] "AEC speed step selection"
650 * = 1 (0x01) .1...... "Big steps, fast"
651 * COMI[5] "Banding filter on off"
652 * = 0 (0x00) ..0..... "Off"
653 * COMI[4] "Banding filter option"
654 * = 0 (0x00) ...0.... "Main clock is 48 MHz and
655 * the PLL is ON"
656 * COMI[3] "Reserved"
657 * = 0 (0x00) ....0...
658 * COMI[2] "AGC auto manual control selection"
659 * = 0 (0x00) .....0.. "Manual"
660 * COMI[1] "AWB auto manual control selection"
661 * = 0 (0x00) ......0. "Manual"
662 * COMI[0] "Exposure control"
663 * = 0 (0x00) .......0 "Manual"
664 */
665 { 0x13, 0xc0 },
666
667 /*
668 * 09 COMC "Common Control C"
669 * = 8 (0x08) 00001000
670 * COMC[7:5] "Reserved"
671 * = 0 (0x00) 000.....
672 * COMC[4] "Sleep Mode Enable"
673 * = 0 (0x00) ...0.... "Normal mode"
674 * COMC[3:2] "Sensor sampling reset timing selection"
675 * = 2 (0x02) ....10.. "Longer reset time"
676 * COMC[1:0] "Output drive current select"
677 * = 0 (0x00) ......00 "Weakest"
678 */
679 { 0x09, 0x08 },
680
681 /*
682 * 0C COMD "Common Control D"
683 * = 8 (0x08) 00001000
684 * COMD[7] "Reserved"
685 * = 0 (0x00) 0.......
686 * COMD[6] "Swap MSB and LSB at the output port"
687 * = 0 (0x00) .0...... "False"
688 * COMD[5:3] "Reserved"
689 * = 1 (0x01) ..001...
690 * COMD[2] "Output Average On Off"
691 * = 0 (0x00) .....0.. "Output Normal"
692 * COMD[1] "Sensor precharge voltage selection"
693 * = 0 (0x00) ......0. "Selects internal
694 * reference precharge
695 * voltage"
696 * COMD[0] "Snapshot option"
697 * = 0 (0x00) .......0 "Enable live video output
698 * after snapshot sequence"
699 */
700 { 0x0c, 0x08 },
701
702 /*
703 * 0D COME "Common Control E"
704 * = 161 (0xA1) 10100001
705 * COME[7] "Output average option"
706 * = 1 (0x01) 1....... "Output average of 4 pixels"
707 * COME[6] "Anti-blooming control"
708 * = 0 (0x00) .0...... "Off"
709 * COME[5:3] "Reserved"
710 * = 4 (0x04) ..100...
711 * COME[2] "Clock output power down pin status"
712 * = 0 (0x00) .....0.. "Tri-state data output pin
713 * on power down"
714 * COME[1] "Data output pin status selection at power down"
715 * = 0 (0x00) ......0. "Tri-state VSYNC, PCLK,
716 * HREF, and CHSYNC pins on
717 * power down"
718 * COME[0] "Auto zero circuit select"
719 * = 1 (0x01) .......1 "On"
720 */
721 { 0x0d, 0xa1 },
722
723 /*
724 * 0E COMF "Common Control F"
725 * = 112 (0x70) 01110000
726 * COMF[7] "System clock selection"
727 * = 0 (0x00) 0....... "Use 24 MHz system clock"
728 * COMF[6:4] "Reserved"
729 * = 7 (0x07) .111....
730 * COMF[3] "Manual auto negative offset canceling selection"
731 * = 0 (0x00) ....0... "Auto detect negative
732 * offset and cancel it"
733 * COMF[2:0] "Reserved"
734 * = 0 (0x00) .....000
735 */
736 { 0x0e, 0x70 },
737
738 /*
739 * 0F COMG "Common Control G"
740 * = 66 (0x42) 01000010
741 * COMG[7] "Optical black output selection"
742 * = 0 (0x00) 0....... "Disable"
743 * COMG[6] "Black level calibrate selection"
744 * = 1 (0x01) .1...... "Use optical black pixels
745 * to calibrate"
746 * COMG[5:4] "Reserved"
747 * = 0 (0x00) ..00....
748 * COMG[3] "Channel offset adjustment"
749 * = 0 (0x00) ....0... "Disable offset adjustment"
750 * COMG[2] "ADC black level calibration option"
751 * = 0 (0x00) .....0.. "Use B/G line and G/R
752 * line to calibrate each
753 * channel's black level"
754 * COMG[1] "Reserved"
755 * = 1 (0x01) ......1.
756 * COMG[0] "ADC black level calibration enable"
757 * = 0 (0x00) .......0 "Disable"
758 */
759 { 0x0f, 0x42 },
760
761 /*
762 * 14 COMJ "Common Control J"
763 * = 198 (0xC6) 11000110
764 * COMJ[7:6] "AGC gain ceiling"
765 * = 3 (0x03) 11...... "8x"
766 * COMJ[5:4] "Reserved"
767 * = 0 (0x00) ..00....
768 * COMJ[3] "Auto banding filter"
769 * = 0 (0x00) ....0... "Banding filter is always
770 * on off depending on
771 * COMI[5] setting"
772 * COMJ[2] "VSYNC drop option"
773 * = 1 (0x01) .....1.. "SYNC is dropped if frame
774 * data is dropped"
775 * COMJ[1] "Frame data drop"
776 * = 1 (0x01) ......1. "Drop frame data if
777 * exposure is not within
778 * tolerance. In AEC mode,
779 * data is normally dropped
780 * when data is out of
781 * range."
782 * COMJ[0] "Reserved"
783 * = 0 (0x00) .......0
784 */
785 { 0x14, 0xc6 },
786
787 /*
788 * 15 COMK "Common Control K"
789 * = 2 (0x02) 00000010
790 * COMK[7] "CHSYNC pin output swap"
791 * = 0 (0x00) 0....... "CHSYNC"
792 * COMK[6] "HREF pin output swap"
793 * = 0 (0x00) .0...... "HREF"
794 * COMK[5] "PCLK output selection"
795 * = 0 (0x00) ..0..... "PCLK always output"
796 * COMK[4] "PCLK edge selection"
797 * = 0 (0x00) ...0.... "Data valid on falling edge"
798 * COMK[3] "HREF output polarity"
799 * = 0 (0x00) ....0... "positive"
800 * COMK[2] "Reserved"
801 * = 0 (0x00) .....0..
802 * COMK[1] "VSYNC polarity"
803 * = 1 (0x01) ......1. "negative"
804 * COMK[0] "HSYNC polarity"
805 * = 0 (0x00) .......0 "positive"
806 */
807 { 0x15, 0x02 },
808
809 /*
810 * 33 CHLF "Current Control"
811 * = 9 (0x09) 00001001
812 * CHLF[7:6] "Sensor current control"
813 * = 0 (0x00) 00......
814 * CHLF[5] "Sensor current range control"
815 * = 0 (0x00) ..0..... "normal range"
816 * CHLF[4] "Sensor current"
817 * = 0 (0x00) ...0.... "normal current"
818 * CHLF[3] "Sensor buffer current control"
819 * = 1 (0x01) ....1... "half current"
820 * CHLF[2] "Column buffer current control"
821 * = 0 (0x00) .....0.. "normal current"
822 * CHLF[1] "Analog DSP current control"
823 * = 0 (0x00) ......0. "normal current"
824 * CHLF[1] "ADC current control"
825 * = 0 (0x00) ......0. "normal current"
826 */
827 { 0x33, 0x09 },
828
829 /*
830 * 34 VBLM "Blooming Control"
831 * = 80 (0x50) 01010000
832 * VBLM[7] "Hard soft reset switch"
833 * = 0 (0x00) 0....... "Hard reset"
834 * VBLM[6:4] "Blooming voltage selection"
835 * = 5 (0x05) .101....
836 * VBLM[3:0] "Sensor current control"
837 * = 0 (0x00) ....0000
838 */
839 { 0x34, 0x50 },
840
841 /*
842 * 36 VCHG "Sensor Precharge Voltage Control"
843 * = 0 (0x00) 00000000
844 * VCHG[7] "Reserved"
845 * = 0 (0x00) 0.......
846 * VCHG[6:4] "Sensor precharge voltage control"
847 * = 0 (0x00) .000....
848 * VCHG[3:0] "Sensor array common reference"
849 * = 0 (0x00) ....0000
850 */
851 { 0x36, 0x00 },
852
853 /*
854 * 37 ADC "ADC Reference Control"
855 * = 4 (0x04) 00000100
856 * ADC[7:4] "Reserved"
857 * = 0 (0x00) 0000....
858 * ADC[3] "ADC input signal range"
859 * = 0 (0x00) ....0... "Input signal 1.0x"
860 * ADC[2:0] "ADC range control"
861 * = 4 (0x04) .....100
862 */
863 { 0x37, 0x04 },
864
865 /*
866 * 38 ACOM "Analog Common Ground"
867 * = 82 (0x52) 01010010
868 * ACOM[7] "Analog gain control"
869 * = 0 (0x00) 0....... "Gain 1x"
870 * ACOM[6] "Analog black level calibration"
871 * = 1 (0x01) .1...... "On"
872 * ACOM[5:0] "Reserved"
873 * = 18 (0x12) ..010010
874 */
875 { 0x38, 0x52 },
876
877 /*
878 * 3A FREFA "Internal Reference Adjustment"
879 * = 0 (0x00) 00000000
880 * FREFA[7:0] "Range"
881 * = 0 (0x00) 00000000
882 */
883 { 0x3a, 0x00 },
884
885 /*
886 * 3C FVOPT "Internal Reference Adjustment"
887 * = 31 (0x1F) 00011111
888 * FVOPT[7:0] "Range"
889 * = 31 (0x1F) 00011111
890 */
891 { 0x3c, 0x1f },
892
893 /*
894 * 44 Undocumented = 0 (0x00) 00000000
895 * 44[7:0] "It's a secret"
896 * = 0 (0x00) 00000000
897 */
898 { 0x44, 0x00 },
899
900 /*
901 * 40 Undocumented = 0 (0x00) 00000000
902 * 40[7:0] "It's a secret"
903 * = 0 (0x00) 00000000
904 */
905 { 0x40, 0x00 },
906
907 /*
908 * 41 Undocumented = 0 (0x00) 00000000
909 * 41[7:0] "It's a secret"
910 * = 0 (0x00) 00000000
911 */
912 { 0x41, 0x00 },
913
914 /*
915 * 42 Undocumented = 0 (0x00) 00000000
916 * 42[7:0] "It's a secret"
917 * = 0 (0x00) 00000000
918 */
919 { 0x42, 0x00 },
920
921 /*
922 * 43 Undocumented = 0 (0x00) 00000000
923 * 43[7:0] "It's a secret"
924 * = 0 (0x00) 00000000
925 */
926 { 0x43, 0x00 },
927
928 /*
929 * 45 Undocumented = 128 (0x80) 10000000
930 * 45[7:0] "It's a secret"
931 * = 128 (0x80) 10000000
932 */
933 { 0x45, 0x80 },
934
935 /*
936 * 48 Undocumented = 192 (0xC0) 11000000
937 * 48[7:0] "It's a secret"
938 * = 192 (0xC0) 11000000
939 */
940 { 0x48, 0xc0 },
941
942 /*
943 * 49 Undocumented = 25 (0x19) 00011001
944 * 49[7:0] "It's a secret"
945 * = 25 (0x19) 00011001
946 */
947 { 0x49, 0x19 },
948
949 /*
950 * 4B Undocumented = 128 (0x80) 10000000
951 * 4B[7:0] "It's a secret"
952 * = 128 (0x80) 10000000
953 */
954 { 0x4b, 0x80 },
955
956 /*
957 * 4D Undocumented = 196 (0xC4) 11000100
958 * 4D[7:0] "It's a secret"
959 * = 196 (0xC4) 11000100
960 */
961 { 0x4d, 0xc4 },
962
963 /*
964 * 35 VREF "Reference Voltage Control"
965 * = 76 (0x4c) 01001100
966 * VREF[7:5] "Column high reference control"
967 * = 2 (0x02) 010..... "higher voltage"
968 * VREF[4:2] "Column low reference control"
969 * = 3 (0x03) ...011.. "Highest voltage"
970 * VREF[1:0] "Reserved"
971 * = 0 (0x00) ......00
972 */
973 { 0x35, 0x4c },
974
975 /*
976 * 3D Undocumented = 0 (0x00) 00000000
977 * 3D[7:0] "It's a secret"
978 * = 0 (0x00) 00000000
979 */
980 { 0x3d, 0x00 },
981
982 /*
983 * 3E Undocumented = 0 (0x00) 00000000
984 * 3E[7:0] "It's a secret"
985 * = 0 (0x00) 00000000
986 */
987 { 0x3e, 0x00 },
988
989 /*
990 * 3B FREFB "Internal Reference Adjustment"
991 * = 24 (0x18) 00011000
992 * FREFB[7:0] "Range"
993 * = 24 (0x18) 00011000
994 */
995 { 0x3b, 0x18 },
996
997 /*
998 * 33 CHLF "Current Control"
999 * = 25 (0x19) 00011001
1000 * CHLF[7:6] "Sensor current control"
1001 * = 0 (0x00) 00......
1002 * CHLF[5] "Sensor current range control"
1003 * = 0 (0x00) ..0..... "normal range"
1004 * CHLF[4] "Sensor current"
1005 * = 1 (0x01) ...1.... "double current"
1006 * CHLF[3] "Sensor buffer current control"
1007 * = 1 (0x01) ....1... "half current"
1008 * CHLF[2] "Column buffer current control"
1009 * = 0 (0x00) .....0.. "normal current"
1010 * CHLF[1] "Analog DSP current control"
1011 * = 0 (0x00) ......0. "normal current"
1012 * CHLF[1] "ADC current control"
1013 * = 0 (0x00) ......0. "normal current"
1014 */
1015 { 0x33, 0x19 },
1016
1017 /*
1018 * 34 VBLM "Blooming Control"
1019 * = 90 (0x5A) 01011010
1020 * VBLM[7] "Hard soft reset switch"
1021 * = 0 (0x00) 0....... "Hard reset"
1022 * VBLM[6:4] "Blooming voltage selection"
1023 * = 5 (0x05) .101....
1024 * VBLM[3:0] "Sensor current control"
1025 * = 10 (0x0A) ....1010
1026 */
1027 { 0x34, 0x5a },
1028
1029 /*
1030 * 3B FREFB "Internal Reference Adjustment"
1031 * = 0 (0x00) 00000000
1032 * FREFB[7:0] "Range"
1033 * = 0 (0x00) 00000000
1034 */
1035 { 0x3b, 0x00 },
1036
1037 /*
1038 * 33 CHLF "Current Control"
1039 * = 9 (0x09) 00001001
1040 * CHLF[7:6] "Sensor current control"
1041 * = 0 (0x00) 00......
1042 * CHLF[5] "Sensor current range control"
1043 * = 0 (0x00) ..0..... "normal range"
1044 * CHLF[4] "Sensor current"
1045 * = 0 (0x00) ...0.... "normal current"
1046 * CHLF[3] "Sensor buffer current control"
1047 * = 1 (0x01) ....1... "half current"
1048 * CHLF[2] "Column buffer current control"
1049 * = 0 (0x00) .....0.. "normal current"
1050 * CHLF[1] "Analog DSP current control"
1051 * = 0 (0x00) ......0. "normal current"
1052 * CHLF[1] "ADC current control"
1053 * = 0 (0x00) ......0. "normal current"
1054 */
1055 { 0x33, 0x09 },
1056
1057 /*
1058 * 34 VBLM "Blooming Control"
1059 * = 80 (0x50) 01010000
1060 * VBLM[7] "Hard soft reset switch"
1061 * = 0 (0x00) 0....... "Hard reset"
1062 * VBLM[6:4] "Blooming voltage selection"
1063 * = 5 (0x05) .101....
1064 * VBLM[3:0] "Sensor current control"
1065 * = 0 (0x00) ....0000
1066 */
1067 { 0x34, 0x50 },
1068
1069 /*
1070 * 12 COMH "Common Control H"
1071 * = 64 (0x40) 01000000
1072 * COMH[7] "SRST"
1073 * = 0 (0x00) 0....... "No-op"
1074 * COMH[6:4] "Resolution selection"
1075 * = 4 (0x04) .100.... "XGA"
1076 * COMH[3] "Master slave selection"
1077 * = 0 (0x00) ....0... "Master mode"
1078 * COMH[2] "Internal B/R channel option"
1079 * = 0 (0x00) .....0.. "B/R use same channel"
1080 * COMH[1] "Color bar test pattern"
1081 * = 0 (0x00) ......0. "Off"
1082 * COMH[0] "Reserved"
1083 * = 0 (0x00) .......0
1084 */
1085 { 0x12, 0x40 },
1086
1087 /*
1088 * 17 HREFST "Horizontal window start"
1089 * = 31 (0x1F) 00011111
1090 * HREFST[7:0] "Horizontal window start, 8 MSBs"
1091 * = 31 (0x1F) 00011111
1092 */
1093 { 0x17, 0x1f },
1094
1095 /*
1096 * 18 HREFEND "Horizontal window end"
1097 * = 95 (0x5F) 01011111
1098 * HREFEND[7:0] "Horizontal Window End, 8 MSBs"
1099 * = 95 (0x5F) 01011111
1100 */
1101 { 0x18, 0x5f },
1102
1103 /*
1104 * 19 VSTRT "Vertical window start"
1105 * = 0 (0x00) 00000000
1106 * VSTRT[7:0] "Vertical Window Start, 8 MSBs"
1107 * = 0 (0x00) 00000000
1108 */
1109 { 0x19, 0x00 },
1110
1111 /*
1112 * 1A VEND "Vertical window end"
1113 * = 96 (0x60) 01100000
1114 * VEND[7:0] "Vertical Window End, 8 MSBs"
1115 * = 96 (0x60) 01100000
1116 */
1117 { 0x1a, 0x60 },
1118
1119 /*
1120 * 32 COMM "Common Control M"
1121 * = 18 (0x12) 00010010
1122 * COMM[7:6] "Pixel clock divide option"
1123 * = 0 (0x00) 00...... "/1"
1124 * COMM[5:3] "Horizontal window end position, 3 LSBs"
1125 * = 2 (0x02) ..010...
1126 * COMM[2:0] "Horizontal window start position, 3 LSBs"
1127 * = 2 (0x02) .....010
1128 */
1129 { 0x32, 0x12 },
1130
1131 /*
1132 * 03 COMA "Common Control A"
1133 * = 74 (0x4A) 01001010
1134 * COMA[7:4] "AWB Update Threshold"
1135 * = 4 (0x04) 0100....
1136 * COMA[3:2] "Vertical window end line control 2 LSBs"
1137 * = 2 (0x02) ....10..
1138 * COMA[1:0] "Vertical window start line control 2 LSBs"
1139 * = 2 (0x02) ......10
1140 */
1141 { 0x03, 0x4a },
1142
1143 /*
1144 * 11 CLKRC "Clock Rate Control"
1145 * = 128 (0x80) 10000000
1146 * CLKRC[7] "Internal frequency doublers on off seclection"
1147 * = 1 (0x01) 1....... "On"
1148 * CLKRC[6] "Digital video master slave selection"
1149 * = 0 (0x00) .0...... "Master mode, sensor
1150 * provides PCLK"
1151 * CLKRC[5:0] "Clock divider { CLK = PCLK/(1+CLKRC[5:0]) }"
1152 * = 0 (0x00) ..000000
1153 */
1154 { 0x11, 0x80 },
1155
1156 /*
1157 * 12 COMH "Common Control H"
1158 * = 0 (0x00) 00000000
1159 * COMH[7] "SRST"
1160 * = 0 (0x00) 0....... "No-op"
1161 * COMH[6:4] "Resolution selection"
1162 * = 0 (0x00) .000.... "QXGA"
1163 * COMH[3] "Master slave selection"
1164 * = 0 (0x00) ....0... "Master mode"
1165 * COMH[2] "Internal B/R channel option"
1166 * = 0 (0x00) .....0.. "B/R use same channel"
1167 * COMH[1] "Color bar test pattern"
1168 * = 0 (0x00) ......0. "Off"
1169 * COMH[0] "Reserved"
1170 * = 0 (0x00) .......0
1171 */
1172 { 0x12, 0x00 },
1173
1174 /*
1175 * 12 COMH "Common Control H"
1176 * = 64 (0x40) 01000000
1177 * COMH[7] "SRST"
1178 * = 0 (0x00) 0....... "No-op"
1179 * COMH[6:4] "Resolution selection"
1180 * = 4 (0x04) .100.... "XGA"
1181 * COMH[3] "Master slave selection"
1182 * = 0 (0x00) ....0... "Master mode"
1183 * COMH[2] "Internal B/R channel option"
1184 * = 0 (0x00) .....0.. "B/R use same channel"
1185 * COMH[1] "Color bar test pattern"
1186 * = 0 (0x00) ......0. "Off"
1187 * COMH[0] "Reserved"
1188 * = 0 (0x00) .......0
1189 */
1190 { 0x12, 0x40 },
1191
1192 /*
1193 * 17 HREFST "Horizontal window start"
1194 * = 31 (0x1F) 00011111
1195 * HREFST[7:0] "Horizontal window start, 8 MSBs"
1196 * = 31 (0x1F) 00011111
1197 */
1198 { 0x17, 0x1f },
1199
1200 /*
1201 * 18 HREFEND "Horizontal window end"
1202 * = 95 (0x5F) 01011111
1203 * HREFEND[7:0] "Horizontal Window End, 8 MSBs"
1204 * = 95 (0x5F) 01011111
1205 */
1206 { 0x18, 0x5f },
1207
1208 /*
1209 * 19 VSTRT "Vertical window start"
1210 * = 0 (0x00) 00000000
1211 * VSTRT[7:0] "Vertical Window Start, 8 MSBs"
1212 * = 0 (0x00) 00000000
1213 */
1214 { 0x19, 0x00 },
1215
1216 /*
1217 * 1A VEND "Vertical window end"
1218 * = 96 (0x60) 01100000
1219 * VEND[7:0] "Vertical Window End, 8 MSBs"
1220 * = 96 (0x60) 01100000
1221 */
1222 { 0x1a, 0x60 },
1223
1224 /*
1225 * 32 COMM "Common Control M"
1226 * = 18 (0x12) 00010010
1227 * COMM[7:6] "Pixel clock divide option"
1228 * = 0 (0x00) 00...... "/1"
1229 * COMM[5:3] "Horizontal window end position, 3 LSBs"
1230 * = 2 (0x02) ..010...
1231 * COMM[2:0] "Horizontal window start position, 3 LSBs"
1232 * = 2 (0x02) .....010
1233 */
1234 { 0x32, 0x12 },
1235
1236 /*
1237 * 03 COMA "Common Control A"
1238 * = 74 (0x4A) 01001010
1239 * COMA[7:4] "AWB Update Threshold"
1240 * = 4 (0x04) 0100....
1241 * COMA[3:2] "Vertical window end line control 2 LSBs"
1242 * = 2 (0x02) ....10..
1243 * COMA[1:0] "Vertical window start line control 2 LSBs"
1244 * = 2 (0x02) ......10
1245 */
1246 { 0x03, 0x4a },
1247
1248 /*
1249 * 02 RED "Red Gain Control"
1250 * = 175 (0xAF) 10101111
1251 * RED[7] "Action"
1252 * = 1 (0x01) 1....... "gain = 1/(1+bitrev([6:0]))"
1253 * RED[6:0] "Value"
1254 * = 47 (0x2F) .0101111
1255 */
1256 { 0x02, 0xaf },
1257
1258 /*
1259 * 2D ADDVSL "VSYNC Pulse Width"
1260 * = 210 (0xD2) 11010010
1261 * ADDVSL[7:0] "VSYNC pulse width, LSB"
1262 * = 210 (0xD2) 11010010
1263 */
1264 { 0x2d, 0xd2 },
1265
1266 /*
1267 * 00 GAIN = 24 (0x18) 00011000
1268 * GAIN[7:6] "Reserved"
1269 * = 0 (0x00) 00......
1270 * GAIN[5] "Double"
1271 * = 0 (0x00) ..0..... "False"
1272 * GAIN[4] "Double"
1273 * = 1 (0x01) ...1.... "True"
1274 * GAIN[3:0] "Range"
1275 * = 8 (0x08) ....1000
1276 */
1277 { 0x00, 0x18 },
1278
1279 /*
1280 * 01 BLUE "Blue Gain Control"
1281 * = 240 (0xF0) 11110000
1282 * BLUE[7] "Action"
1283 * = 1 (0x01) 1....... "gain = 1/(1+bitrev([6:0]))"
1284 * BLUE[6:0] "Value"
1285 * = 112 (0x70) .1110000
1286 */
1287 { 0x01, 0xf0 },
1288
1289 /*
1290 * 10 AEC "Automatic Exposure Control"
1291 * = 10 (0x0A) 00001010
1292 * AEC[7:0] "Automatic Exposure Control, 8 MSBs"
1293 * = 10 (0x0A) 00001010
1294 */
1295 { 0x10, 0x0a },
1296
1297 { 0xe1, 0x67 },
1298 { 0xe3, 0x03 },
1299 { 0xe4, 0x26 },
1300 { 0xe5, 0x3e },
1301 { 0xf8, 0x01 },
1302 { 0xff, 0x01 },
1303 };
1304
1305 static const struct ov_i2c_regvals norm_6x20[] = {
1306 { 0x12, 0x80 }, /* reset */
1307 { 0x11, 0x01 },
1308 { 0x03, 0x60 },
1309 { 0x05, 0x7f }, /* For when autoadjust is off */
1310 { 0x07, 0xa8 },
1311 /* The ratio of 0x0c and 0x0d controls the white point */
1312 { 0x0c, 0x24 },
1313 { 0x0d, 0x24 },
1314 { 0x0f, 0x15 }, /* COMS */
1315 { 0x10, 0x75 }, /* AEC Exposure time */
1316 { 0x12, 0x24 }, /* Enable AGC */
1317 { 0x14, 0x04 },
1318 /* 0x16: 0x06 helps frame stability with moving objects */
1319 { 0x16, 0x06 },
1320 /* { 0x20, 0x30 }, * Aperture correction enable */
1321 { 0x26, 0xb2 }, /* BLC enable */
1322 /* 0x28: 0x05 Selects RGB format if RGB on */
1323 { 0x28, 0x05 },
1324 { 0x2a, 0x04 }, /* Disable framerate adjust */
1325 /* { 0x2b, 0xac }, * Framerate; Set 2a[7] first */
1326 { 0x2d, 0x85 },
1327 { 0x33, 0xa0 }, /* Color Processing Parameter */
1328 { 0x34, 0xd2 }, /* Max A/D range */
1329 { 0x38, 0x8b },
1330 { 0x39, 0x40 },
1331
1332 { 0x3c, 0x39 }, /* Enable AEC mode changing */
1333 { 0x3c, 0x3c }, /* Change AEC mode */
1334 { 0x3c, 0x24 }, /* Disable AEC mode changing */
1335
1336 { 0x3d, 0x80 },
1337 /* These next two registers (0x4a, 0x4b) are undocumented.
1338 * They control the color balance */
1339 { 0x4a, 0x80 },
1340 { 0x4b, 0x80 },
1341 { 0x4d, 0xd2 }, /* This reduces noise a bit */
1342 { 0x4e, 0xc1 },
1343 { 0x4f, 0x04 },
1344 /* Do 50-53 have any effect? */
1345 /* Toggle 0x12[2] off and on here? */
1346 };
1347
1348 static const struct ov_i2c_regvals norm_6x30[] = {
1349 { 0x12, 0x80 }, /* Reset */
1350 { 0x00, 0x1f }, /* Gain */
1351 { 0x01, 0x99 }, /* Blue gain */
1352 { 0x02, 0x7c }, /* Red gain */
1353 { 0x03, 0xc0 }, /* Saturation */
1354 { 0x05, 0x0a }, /* Contrast */
1355 { 0x06, 0x95 }, /* Brightness */
1356 { 0x07, 0x2d }, /* Sharpness */
1357 { 0x0c, 0x20 },
1358 { 0x0d, 0x20 },
1359 { 0x0e, 0xa0 }, /* Was 0x20, bit7 enables a 2x gain which we need */
1360 { 0x0f, 0x05 },
1361 { 0x10, 0x9a },
1362 { 0x11, 0x00 }, /* Pixel clock = fastest */
1363 { 0x12, 0x24 }, /* Enable AGC and AWB */
1364 { 0x13, 0x21 },
1365 { 0x14, 0x80 },
1366 { 0x15, 0x01 },
1367 { 0x16, 0x03 },
1368 { 0x17, 0x38 },
1369 { 0x18, 0xea },
1370 { 0x19, 0x04 },
1371 { 0x1a, 0x93 },
1372 { 0x1b, 0x00 },
1373 { 0x1e, 0xc4 },
1374 { 0x1f, 0x04 },
1375 { 0x20, 0x20 },
1376 { 0x21, 0x10 },
1377 { 0x22, 0x88 },
1378 { 0x23, 0xc0 }, /* Crystal circuit power level */
1379 { 0x25, 0x9a }, /* Increase AEC black ratio */
1380 { 0x26, 0xb2 }, /* BLC enable */
1381 { 0x27, 0xa2 },
1382 { 0x28, 0x00 },
1383 { 0x29, 0x00 },
1384 { 0x2a, 0x84 }, /* 60 Hz power */
1385 { 0x2b, 0xa8 }, /* 60 Hz power */
1386 { 0x2c, 0xa0 },
1387 { 0x2d, 0x95 }, /* Enable auto-brightness */
1388 { 0x2e, 0x88 },
1389 { 0x33, 0x26 },
1390 { 0x34, 0x03 },
1391 { 0x36, 0x8f },
1392 { 0x37, 0x80 },
1393 { 0x38, 0x83 },
1394 { 0x39, 0x80 },
1395 { 0x3a, 0x0f },
1396 { 0x3b, 0x3c },
1397 { 0x3c, 0x1a },
1398 { 0x3d, 0x80 },
1399 { 0x3e, 0x80 },
1400 { 0x3f, 0x0e },
1401 { 0x40, 0x00 }, /* White bal */
1402 { 0x41, 0x00 }, /* White bal */
1403 { 0x42, 0x80 },
1404 { 0x43, 0x3f }, /* White bal */
1405 { 0x44, 0x80 },
1406 { 0x45, 0x20 },
1407 { 0x46, 0x20 },
1408 { 0x47, 0x80 },
1409 { 0x48, 0x7f },
1410 { 0x49, 0x00 },
1411 { 0x4a, 0x00 },
1412 { 0x4b, 0x80 },
1413 { 0x4c, 0xd0 },
1414 { 0x4d, 0x10 }, /* U = 0.563u, V = 0.714v */
1415 { 0x4e, 0x40 },
1416 { 0x4f, 0x07 }, /* UV avg., col. killer: max */
1417 { 0x50, 0xff },
1418 { 0x54, 0x23 }, /* Max AGC gain: 18dB */
1419 { 0x55, 0xff },
1420 { 0x56, 0x12 },
1421 { 0x57, 0x81 },
1422 { 0x58, 0x75 },
1423 { 0x59, 0x01 }, /* AGC dark current comp.: +1 */
1424 { 0x5a, 0x2c },
1425 { 0x5b, 0x0f }, /* AWB chrominance levels */
1426 { 0x5c, 0x10 },
1427 { 0x3d, 0x80 },
1428 { 0x27, 0xa6 },
1429 { 0x12, 0x20 }, /* Toggle AWB */
1430 { 0x12, 0x24 },
1431 };
1432
1433 /* Lawrence Glaister <lg@jfm.bc.ca> reports:
1434 *
1435 * Register 0x0f in the 7610 has the following effects:
1436 *
1437 * 0x85 (AEC method 1): Best overall, good contrast range
1438 * 0x45 (AEC method 2): Very overexposed
1439 * 0xa5 (spec sheet default): Ok, but the black level is
1440 * shifted resulting in loss of contrast
1441 * 0x05 (old driver setting): very overexposed, too much
1442 * contrast
1443 */
1444 static const struct ov_i2c_regvals norm_7610[] = {
1445 { 0x10, 0xff },
1446 { 0x16, 0x06 },
1447 { 0x28, 0x24 },
1448 { 0x2b, 0xac },
1449 { 0x12, 0x00 },
1450 { 0x38, 0x81 },
1451 { 0x28, 0x24 }, /* 0c */
1452 { 0x0f, 0x85 }, /* lg's setting */
1453 { 0x15, 0x01 },
1454 { 0x20, 0x1c },
1455 { 0x23, 0x2a },
1456 { 0x24, 0x10 },
1457 { 0x25, 0x8a },
1458 { 0x26, 0xa2 },
1459 { 0x27, 0xc2 },
1460 { 0x2a, 0x04 },
1461 { 0x2c, 0xfe },
1462 { 0x2d, 0x93 },
1463 { 0x30, 0x71 },
1464 { 0x31, 0x60 },
1465 { 0x32, 0x26 },
1466 { 0x33, 0x20 },
1467 { 0x34, 0x48 },
1468 { 0x12, 0x24 },
1469 { 0x11, 0x01 },
1470 { 0x0c, 0x24 },
1471 { 0x0d, 0x24 },
1472 };
1473
1474 static const struct ov_i2c_regvals norm_7620[] = {
1475 { 0x12, 0x80 }, /* reset */
1476 { 0x00, 0x00 }, /* gain */
1477 { 0x01, 0x80 }, /* blue gain */
1478 { 0x02, 0x80 }, /* red gain */
1479 { 0x03, 0xc0 }, /* OV7670_R03_VREF */
1480 { 0x06, 0x60 },
1481 { 0x07, 0x00 },
1482 { 0x0c, 0x24 },
1483 { 0x0c, 0x24 },
1484 { 0x0d, 0x24 },
1485 { 0x11, 0x01 },
1486 { 0x12, 0x24 },
1487 { 0x13, 0x01 },
1488 { 0x14, 0x84 },
1489 { 0x15, 0x01 },
1490 { 0x16, 0x03 },
1491 { 0x17, 0x2f },
1492 { 0x18, 0xcf },
1493 { 0x19, 0x06 },
1494 { 0x1a, 0xf5 },
1495 { 0x1b, 0x00 },
1496 { 0x20, 0x18 },
1497 { 0x21, 0x80 },
1498 { 0x22, 0x80 },
1499 { 0x23, 0x00 },
1500 { 0x26, 0xa2 },
1501 { 0x27, 0xea },
1502 { 0x28, 0x22 }, /* Was 0x20, bit1 enables a 2x gain which we need */
1503 { 0x29, 0x00 },
1504 { 0x2a, 0x10 },
1505 { 0x2b, 0x00 },
1506 { 0x2c, 0x88 },
1507 { 0x2d, 0x91 },
1508 { 0x2e, 0x80 },
1509 { 0x2f, 0x44 },
1510 { 0x60, 0x27 },
1511 { 0x61, 0x02 },
1512 { 0x62, 0x5f },
1513 { 0x63, 0xd5 },
1514 { 0x64, 0x57 },
1515 { 0x65, 0x83 },
1516 { 0x66, 0x55 },
1517 { 0x67, 0x92 },
1518 { 0x68, 0xcf },
1519 { 0x69, 0x76 },
1520 { 0x6a, 0x22 },
1521 { 0x6b, 0x00 },
1522 { 0x6c, 0x02 },
1523 { 0x6d, 0x44 },
1524 { 0x6e, 0x80 },
1525 { 0x6f, 0x1d },
1526 { 0x70, 0x8b },
1527 { 0x71, 0x00 },
1528 { 0x72, 0x14 },
1529 { 0x73, 0x54 },
1530 { 0x74, 0x00 },
1531 { 0x75, 0x8e },
1532 { 0x76, 0x00 },
1533 { 0x77, 0xff },
1534 { 0x78, 0x80 },
1535 { 0x79, 0x80 },
1536 { 0x7a, 0x80 },
1537 { 0x7b, 0xe2 },
1538 { 0x7c, 0x00 },
1539 };
1540
1541 /* 7640 and 7648. The defaults should be OK for most registers. */
1542 static const struct ov_i2c_regvals norm_7640[] = {
1543 { 0x12, 0x80 },
1544 { 0x12, 0x14 },
1545 };
1546
1547 static const struct ov_regvals init_519_ov7660[] = {
1548 { 0x5d, 0x03 }, /* Turn off suspend mode */
1549 { 0x53, 0x9b }, /* 0x9f enables the (unused) microcontroller */
1550 { 0x54, 0x0f }, /* bit2 (jpeg enable) */
1551 { 0xa2, 0x20 }, /* a2-a5 are undocumented */
1552 { 0xa3, 0x18 },
1553 { 0xa4, 0x04 },
1554 { 0xa5, 0x28 },
1555 { 0x37, 0x00 }, /* SetUsbInit */
1556 { 0x55, 0x02 }, /* 4.096 Mhz audio clock */
1557 /* Enable both fields, YUV Input, disable defect comp (why?) */
1558 { 0x20, 0x0c }, /* 0x0d does U <-> V swap */
1559 { 0x21, 0x38 },
1560 { 0x22, 0x1d },
1561 { 0x17, 0x50 }, /* undocumented */
1562 { 0x37, 0x00 }, /* undocumented */
1563 { 0x40, 0xff }, /* I2C timeout counter */
1564 { 0x46, 0x00 }, /* I2C clock prescaler */
1565 };
1566 static const struct ov_i2c_regvals norm_7660[] = {
1567 {OV7670_R12_COM7, OV7670_COM7_RESET},
1568 {OV7670_R11_CLKRC, 0x81},
1569 {0x92, 0x00}, /* DM_LNL */
1570 {0x93, 0x00}, /* DM_LNH */
1571 {0x9d, 0x4c}, /* BD50ST */
1572 {0x9e, 0x3f}, /* BD60ST */
1573 {OV7670_R3B_COM11, 0x02},
1574 {OV7670_R13_COM8, 0xf5},
1575 {OV7670_R10_AECH, 0x00},
1576 {OV7670_R00_GAIN, 0x00},
1577 {OV7670_R01_BLUE, 0x7c},
1578 {OV7670_R02_RED, 0x9d},
1579 {OV7670_R12_COM7, 0x00},
1580 {OV7670_R04_COM1, 00},
1581 {OV7670_R18_HSTOP, 0x01},
1582 {OV7670_R17_HSTART, 0x13},
1583 {OV7670_R32_HREF, 0x92},
1584 {OV7670_R19_VSTART, 0x02},
1585 {OV7670_R1A_VSTOP, 0x7a},
1586 {OV7670_R03_VREF, 0x00},
1587 {OV7670_R0E_COM5, 0x04},
1588 {OV7670_R0F_COM6, 0x62},
1589 {OV7670_R15_COM10, 0x00},
1590 {0x16, 0x02}, /* RSVD */
1591 {0x1b, 0x00}, /* PSHFT */
1592 {OV7670_R1E_MVFP, 0x01},
1593 {0x29, 0x3c}, /* RSVD */
1594 {0x33, 0x00}, /* CHLF */
1595 {0x34, 0x07}, /* ARBLM */
1596 {0x35, 0x84}, /* RSVD */
1597 {0x36, 0x00}, /* RSVD */
1598 {0x37, 0x04}, /* ADC */
1599 {0x39, 0x43}, /* OFON */
1600 {OV7670_R3A_TSLB, 0x00},
1601 {OV7670_R3C_COM12, 0x6c},
1602 {OV7670_R3D_COM13, 0x98},
1603 {OV7670_R3F_EDGE, 0x23},
1604 {OV7670_R40_COM15, 0xc1},
1605 {OV7670_R41_COM16, 0x22},
1606 {0x6b, 0x0a}, /* DBLV */
1607 {0xa1, 0x08}, /* RSVD */
1608 {0x69, 0x80}, /* HV */
1609 {0x43, 0xf0}, /* RSVD.. */
1610 {0x44, 0x10},
1611 {0x45, 0x78},
1612 {0x46, 0xa8},
1613 {0x47, 0x60},
1614 {0x48, 0x80},
1615 {0x59, 0xba},
1616 {0x5a, 0x9a},
1617 {0x5b, 0x22},
1618 {0x5c, 0xb9},
1619 {0x5d, 0x9b},
1620 {0x5e, 0x10},
1621 {0x5f, 0xe0},
1622 {0x60, 0x85},
1623 {0x61, 0x60},
1624 {0x9f, 0x9d}, /* RSVD */
1625 {0xa0, 0xa0}, /* DSPC2 */
1626 {0x4f, 0x60}, /* matrix */
1627 {0x50, 0x64},
1628 {0x51, 0x04},
1629 {0x52, 0x18},
1630 {0x53, 0x3c},
1631 {0x54, 0x54},
1632 {0x55, 0x40},
1633 {0x56, 0x40},
1634 {0x57, 0x40},
1635 {0x58, 0x0d}, /* matrix sign */
1636 {0x8b, 0xcc}, /* RSVD */
1637 {0x8c, 0xcc},
1638 {0x8d, 0xcf},
1639 {0x6c, 0x40}, /* gamma curve */
1640 {0x6d, 0xe0},
1641 {0x6e, 0xa0},
1642 {0x6f, 0x80},
1643 {0x70, 0x70},
1644 {0x71, 0x80},
1645 {0x72, 0x60},
1646 {0x73, 0x60},
1647 {0x74, 0x50},
1648 {0x75, 0x40},
1649 {0x76, 0x38},
1650 {0x77, 0x3c},
1651 {0x78, 0x32},
1652 {0x79, 0x1a},
1653 {0x7a, 0x28},
1654 {0x7b, 0x24},
1655 {0x7c, 0x04}, /* gamma curve */
1656 {0x7d, 0x12},
1657 {0x7e, 0x26},
1658 {0x7f, 0x46},
1659 {0x80, 0x54},
1660 {0x81, 0x64},
1661 {0x82, 0x70},
1662 {0x83, 0x7c},
1663 {0x84, 0x86},
1664 {0x85, 0x8e},
1665 {0x86, 0x9c},
1666 {0x87, 0xab},
1667 {0x88, 0xc4},
1668 {0x89, 0xd1},
1669 {0x8a, 0xe5},
1670 {OV7670_R14_COM9, 0x1e},
1671 {OV7670_R24_AEW, 0x80},
1672 {OV7670_R25_AEB, 0x72},
1673 {OV7670_R26_VPT, 0xb3},
1674 {0x62, 0x80}, /* LCC1 */
1675 {0x63, 0x80}, /* LCC2 */
1676 {0x64, 0x06}, /* LCC3 */
1677 {0x65, 0x00}, /* LCC4 */
1678 {0x66, 0x01}, /* LCC5 */
1679 {0x94, 0x0e}, /* RSVD.. */
1680 {0x95, 0x14},
1681 {OV7670_R13_COM8, OV7670_COM8_FASTAEC
1682 | OV7670_COM8_AECSTEP
1683 | OV7670_COM8_BFILT
1684 | 0x10
1685 | OV7670_COM8_AGC
1686 | OV7670_COM8_AWB
1687 | OV7670_COM8_AEC},
1688 {0xa1, 0xc8}
1689 };
1690 static const struct ov_i2c_regvals norm_9600[] = {
1691 {0x12, 0x80},
1692 {0x0c, 0x28},
1693 {0x11, 0x80},
1694 {0x13, 0xb5},
1695 {0x14, 0x3e},
1696 {0x1b, 0x04},
1697 {0x24, 0xb0},
1698 {0x25, 0x90},
1699 {0x26, 0x94},
1700 {0x35, 0x90},
1701 {0x37, 0x07},
1702 {0x38, 0x08},
1703 {0x01, 0x8e},
1704 {0x02, 0x85}
1705 };
1706
1707 /* 7670. Defaults taken from OmniVision provided data,
1708 * as provided by Jonathan Corbet of OLPC */
1709 static const struct ov_i2c_regvals norm_7670[] = {
1710 { OV7670_R12_COM7, OV7670_COM7_RESET },
1711 { OV7670_R3A_TSLB, 0x04 }, /* OV */
1712 { OV7670_R12_COM7, OV7670_COM7_FMT_VGA }, /* VGA */
1713 { OV7670_R11_CLKRC, 0x01 },
1714 /*
1715 * Set the hardware window. These values from OV don't entirely
1716 * make sense - hstop is less than hstart. But they work...
1717 */
1718 { OV7670_R17_HSTART, 0x13 },
1719 { OV7670_R18_HSTOP, 0x01 },
1720 { OV7670_R32_HREF, 0xb6 },
1721 { OV7670_R19_VSTART, 0x02 },
1722 { OV7670_R1A_VSTOP, 0x7a },
1723 { OV7670_R03_VREF, 0x0a },
1724
1725 { OV7670_R0C_COM3, 0x00 },
1726 { OV7670_R3E_COM14, 0x00 },
1727 /* Mystery scaling numbers */
1728 { 0x70, 0x3a },
1729 { 0x71, 0x35 },
1730 { 0x72, 0x11 },
1731 { 0x73, 0xf0 },
1732 { 0xa2, 0x02 },
1733 /* { OV7670_R15_COM10, 0x0 }, */
1734
1735 /* Gamma curve values */
1736 { 0x7a, 0x20 },
1737 { 0x7b, 0x10 },
1738 { 0x7c, 0x1e },
1739 { 0x7d, 0x35 },
1740 { 0x7e, 0x5a },
1741 { 0x7f, 0x69 },
1742 { 0x80, 0x76 },
1743 { 0x81, 0x80 },
1744 { 0x82, 0x88 },
1745 { 0x83, 0x8f },
1746 { 0x84, 0x96 },
1747 { 0x85, 0xa3 },
1748 { 0x86, 0xaf },
1749 { 0x87, 0xc4 },
1750 { 0x88, 0xd7 },
1751 { 0x89, 0xe8 },
1752
1753 /* AGC and AEC parameters. Note we start by disabling those features,
1754 then turn them only after tweaking the values. */
1755 { OV7670_R13_COM8, OV7670_COM8_FASTAEC
1756 | OV7670_COM8_AECSTEP
1757 | OV7670_COM8_BFILT },
1758 { OV7670_R00_GAIN, 0x00 },
1759 { OV7670_R10_AECH, 0x00 },
1760 { OV7670_R0D_COM4, 0x40 }, /* magic reserved bit */
1761 { OV7670_R14_COM9, 0x18 }, /* 4x gain + magic rsvd bit */
1762 { OV7670_RA5_BD50MAX, 0x05 },
1763 { OV7670_RAB_BD60MAX, 0x07 },
1764 { OV7670_R24_AEW, 0x95 },
1765 { OV7670_R25_AEB, 0x33 },
1766 { OV7670_R26_VPT, 0xe3 },
1767 { OV7670_R9F_HAECC1, 0x78 },
1768 { OV7670_RA0_HAECC2, 0x68 },
1769 { 0xa1, 0x03 }, /* magic */
1770 { OV7670_RA6_HAECC3, 0xd8 },
1771 { OV7670_RA7_HAECC4, 0xd8 },
1772 { OV7670_RA8_HAECC5, 0xf0 },
1773 { OV7670_RA9_HAECC6, 0x90 },
1774 { OV7670_RAA_HAECC7, 0x94 },
1775 { OV7670_R13_COM8, OV7670_COM8_FASTAEC
1776 | OV7670_COM8_AECSTEP
1777 | OV7670_COM8_BFILT
1778 | OV7670_COM8_AGC
1779 | OV7670_COM8_AEC },
1780
1781 /* Almost all of these are magic "reserved" values. */
1782 { OV7670_R0E_COM5, 0x61 },
1783 { OV7670_R0F_COM6, 0x4b },
1784 { 0x16, 0x02 },
1785 { OV7670_R1E_MVFP, 0x07 },
1786 { 0x21, 0x02 },
1787 { 0x22, 0x91 },
1788 { 0x29, 0x07 },
1789 { 0x33, 0x0b },
1790 { 0x35, 0x0b },
1791 { 0x37, 0x1d },
1792 { 0x38, 0x71 },
1793 { 0x39, 0x2a },
1794 { OV7670_R3C_COM12, 0x78 },
1795 { 0x4d, 0x40 },
1796 { 0x4e, 0x20 },
1797 { OV7670_R69_GFIX, 0x00 },
1798 { 0x6b, 0x4a },
1799 { 0x74, 0x10 },
1800 { 0x8d, 0x4f },
1801 { 0x8e, 0x00 },
1802 { 0x8f, 0x00 },
1803 { 0x90, 0x00 },
1804 { 0x91, 0x00 },
1805 { 0x96, 0x00 },
1806 { 0x9a, 0x00 },
1807 { 0xb0, 0x84 },
1808 { 0xb1, 0x0c },
1809 { 0xb2, 0x0e },
1810 { 0xb3, 0x82 },
1811 { 0xb8, 0x0a },
1812
1813 /* More reserved magic, some of which tweaks white balance */
1814 { 0x43, 0x0a },
1815 { 0x44, 0xf0 },
1816 { 0x45, 0x34 },
1817 { 0x46, 0x58 },
1818 { 0x47, 0x28 },
1819 { 0x48, 0x3a },
1820 { 0x59, 0x88 },
1821 { 0x5a, 0x88 },
1822 { 0x5b, 0x44 },
1823 { 0x5c, 0x67 },
1824 { 0x5d, 0x49 },
1825 { 0x5e, 0x0e },
1826 { 0x6c, 0x0a },
1827 { 0x6d, 0x55 },
1828 { 0x6e, 0x11 },
1829 { 0x6f, 0x9f }, /* "9e for advance AWB" */
1830 { 0x6a, 0x40 },
1831 { OV7670_R01_BLUE, 0x40 },
1832 { OV7670_R02_RED, 0x60 },
1833 { OV7670_R13_COM8, OV7670_COM8_FASTAEC
1834 | OV7670_COM8_AECSTEP
1835 | OV7670_COM8_BFILT
1836 | OV7670_COM8_AGC
1837 | OV7670_COM8_AEC
1838 | OV7670_COM8_AWB },
1839
1840 /* Matrix coefficients */
1841 { 0x4f, 0x80 },
1842 { 0x50, 0x80 },
1843 { 0x51, 0x00 },
1844 { 0x52, 0x22 },
1845 { 0x53, 0x5e },
1846 { 0x54, 0x80 },
1847 { 0x58, 0x9e },
1848
1849 { OV7670_R41_COM16, OV7670_COM16_AWBGAIN },
1850 { OV7670_R3F_EDGE, 0x00 },
1851 { 0x75, 0x05 },
1852 { 0x76, 0xe1 },
1853 { 0x4c, 0x00 },
1854 { 0x77, 0x01 },
1855 { OV7670_R3D_COM13, OV7670_COM13_GAMMA
1856 | OV7670_COM13_UVSAT
1857 | 2}, /* was 3 */
1858 { 0x4b, 0x09 },
1859 { 0xc9, 0x60 },
1860 { OV7670_R41_COM16, 0x38 },
1861 { 0x56, 0x40 },
1862
1863 { 0x34, 0x11 },
1864 { OV7670_R3B_COM11, OV7670_COM11_EXP|OV7670_COM11_HZAUTO },
1865 { 0xa4, 0x88 },
1866 { 0x96, 0x00 },
1867 { 0x97, 0x30 },
1868 { 0x98, 0x20 },
1869 { 0x99, 0x30 },
1870 { 0x9a, 0x84 },
1871 { 0x9b, 0x29 },
1872 { 0x9c, 0x03 },
1873 { 0x9d, 0x4c },
1874 { 0x9e, 0x3f },
1875 { 0x78, 0x04 },
1876
1877 /* Extra-weird stuff. Some sort of multiplexor register */
1878 { 0x79, 0x01 },
1879 { 0xc8, 0xf0 },
1880 { 0x79, 0x0f },
1881 { 0xc8, 0x00 },
1882 { 0x79, 0x10 },
1883 { 0xc8, 0x7e },
1884 { 0x79, 0x0a },
1885 { 0xc8, 0x80 },
1886 { 0x79, 0x0b },
1887 { 0xc8, 0x01 },
1888 { 0x79, 0x0c },
1889 { 0xc8, 0x0f },
1890 { 0x79, 0x0d },
1891 { 0xc8, 0x20 },
1892 { 0x79, 0x09 },
1893 { 0xc8, 0x80 },
1894 { 0x79, 0x02 },
1895 { 0xc8, 0xc0 },
1896 { 0x79, 0x03 },
1897 { 0xc8, 0x40 },
1898 { 0x79, 0x05 },
1899 { 0xc8, 0x30 },
1900 { 0x79, 0x26 },
1901 };
1902
1903 static const struct ov_i2c_regvals norm_8610[] = {
1904 { 0x12, 0x80 },
1905 { 0x00, 0x00 },
1906 { 0x01, 0x80 },
1907 { 0x02, 0x80 },
1908 { 0x03, 0xc0 },
1909 { 0x04, 0x30 },
1910 { 0x05, 0x30 }, /* was 0x10, new from windrv 090403 */
1911 { 0x06, 0x70 }, /* was 0x80, new from windrv 090403 */
1912 { 0x0a, 0x86 },
1913 { 0x0b, 0xb0 },
1914 { 0x0c, 0x20 },
1915 { 0x0d, 0x20 },
1916 { 0x11, 0x01 },
1917 { 0x12, 0x25 },
1918 { 0x13, 0x01 },
1919 { 0x14, 0x04 },
1920 { 0x15, 0x01 }, /* Lin and Win think different about UV order */
1921 { 0x16, 0x03 },
1922 { 0x17, 0x38 }, /* was 0x2f, new from windrv 090403 */
1923 { 0x18, 0xea }, /* was 0xcf, new from windrv 090403 */
1924 { 0x19, 0x02 }, /* was 0x06, new from windrv 090403 */
1925 { 0x1a, 0xf5 },
1926 { 0x1b, 0x00 },
1927 { 0x20, 0xd0 }, /* was 0x90, new from windrv 090403 */
1928 { 0x23, 0xc0 }, /* was 0x00, new from windrv 090403 */
1929 { 0x24, 0x30 }, /* was 0x1d, new from windrv 090403 */
1930 { 0x25, 0x50 }, /* was 0x57, new from windrv 090403 */
1931 { 0x26, 0xa2 },
1932 { 0x27, 0xea },
1933 { 0x28, 0x00 },
1934 { 0x29, 0x00 },
1935 { 0x2a, 0x80 },
1936 { 0x2b, 0xc8 }, /* was 0xcc, new from windrv 090403 */
1937 { 0x2c, 0xac },
1938 { 0x2d, 0x45 }, /* was 0xd5, new from windrv 090403 */
1939 { 0x2e, 0x80 },
1940 { 0x2f, 0x14 }, /* was 0x01, new from windrv 090403 */
1941 { 0x4c, 0x00 },
1942 { 0x4d, 0x30 }, /* was 0x10, new from windrv 090403 */
1943 { 0x60, 0x02 }, /* was 0x01, new from windrv 090403 */
1944 { 0x61, 0x00 }, /* was 0x09, new from windrv 090403 */
1945 { 0x62, 0x5f }, /* was 0xd7, new from windrv 090403 */
1946 { 0x63, 0xff },
1947 { 0x64, 0x53 }, /* new windrv 090403 says 0x57,
1948 * maybe thats wrong */
1949 { 0x65, 0x00 },
1950 { 0x66, 0x55 },
1951 { 0x67, 0xb0 },
1952 { 0x68, 0xc0 }, /* was 0xaf, new from windrv 090403 */
1953 { 0x69, 0x02 },
1954 { 0x6a, 0x22 },
1955 { 0x6b, 0x00 },
1956 { 0x6c, 0x99 }, /* was 0x80, old windrv says 0x00, but
1957 * deleting bit7 colors the first images red */
1958 { 0x6d, 0x11 }, /* was 0x00, new from windrv 090403 */
1959 { 0x6e, 0x11 }, /* was 0x00, new from windrv 090403 */
1960 { 0x6f, 0x01 },
1961 { 0x70, 0x8b },
1962 { 0x71, 0x00 },
1963 { 0x72, 0x14 },
1964 { 0x73, 0x54 },
1965 { 0x74, 0x00 },/* 0x60? - was 0x00, new from windrv 090403 */
1966 { 0x75, 0x0e },
1967 { 0x76, 0x02 }, /* was 0x02, new from windrv 090403 */
1968 { 0x77, 0xff },
1969 { 0x78, 0x80 },
1970 { 0x79, 0x80 },
1971 { 0x7a, 0x80 },
1972 { 0x7b, 0x10 }, /* was 0x13, new from windrv 090403 */
1973 { 0x7c, 0x00 },
1974 { 0x7d, 0x08 }, /* was 0x09, new from windrv 090403 */
1975 { 0x7e, 0x08 }, /* was 0xc0, new from windrv 090403 */
1976 { 0x7f, 0xfb },
1977 { 0x80, 0x28 },
1978 { 0x81, 0x00 },
1979 { 0x82, 0x23 },
1980 { 0x83, 0x0b },
1981 { 0x84, 0x00 },
1982 { 0x85, 0x62 }, /* was 0x61, new from windrv 090403 */
1983 { 0x86, 0xc9 },
1984 { 0x87, 0x00 },
1985 { 0x88, 0x00 },
1986 { 0x89, 0x01 },
1987 { 0x12, 0x20 },
1988 { 0x12, 0x25 }, /* was 0x24, new from windrv 090403 */
1989 };
1990
ov7670_abs_to_sm(unsigned char v)1991 static unsigned char ov7670_abs_to_sm(unsigned char v)
1992 {
1993 if (v > 127)
1994 return v & 0x7f;
1995 return (128 - v) | 0x80;
1996 }
1997
1998 /* Write a OV519 register */
reg_w(struct sd * sd,u16 index,u16 value)1999 static void reg_w(struct sd *sd, u16 index, u16 value)
2000 {
2001 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2002 int ret, req = 0;
2003
2004 if (sd->gspca_dev.usb_err < 0)
2005 return;
2006
2007 /* Avoid things going to fast for the bridge with a xhci host */
2008 udelay(150);
2009
2010 switch (sd->bridge) {
2011 case BRIDGE_OV511:
2012 case BRIDGE_OV511PLUS:
2013 req = 2;
2014 break;
2015 case BRIDGE_OVFX2:
2016 req = 0x0a;
2017 /* fall through */
2018 case BRIDGE_W9968CF:
2019 gspca_dbg(gspca_dev, D_USBO, "SET %02x %04x %04x\n",
2020 req, value, index);
2021 ret = usb_control_msg(sd->gspca_dev.dev,
2022 usb_sndctrlpipe(sd->gspca_dev.dev, 0),
2023 req,
2024 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
2025 value, index, NULL, 0, 500);
2026 goto leave;
2027 default:
2028 req = 1;
2029 }
2030
2031 gspca_dbg(gspca_dev, D_USBO, "SET %02x 0000 %04x %02x\n",
2032 req, index, value);
2033 sd->gspca_dev.usb_buf[0] = value;
2034 ret = usb_control_msg(sd->gspca_dev.dev,
2035 usb_sndctrlpipe(sd->gspca_dev.dev, 0),
2036 req,
2037 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
2038 0, index,
2039 sd->gspca_dev.usb_buf, 1, 500);
2040 leave:
2041 if (ret < 0) {
2042 gspca_err(gspca_dev, "reg_w %02x failed %d\n", index, ret);
2043 sd->gspca_dev.usb_err = ret;
2044 return;
2045 }
2046 }
2047
2048 /* Read from a OV519 register, note not valid for the w9968cf!! */
2049 /* returns: negative is error, pos or zero is data */
reg_r(struct sd * sd,u16 index)2050 static int reg_r(struct sd *sd, u16 index)
2051 {
2052 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2053 int ret;
2054 int req;
2055
2056 if (sd->gspca_dev.usb_err < 0)
2057 return -1;
2058
2059 switch (sd->bridge) {
2060 case BRIDGE_OV511:
2061 case BRIDGE_OV511PLUS:
2062 req = 3;
2063 break;
2064 case BRIDGE_OVFX2:
2065 req = 0x0b;
2066 break;
2067 default:
2068 req = 1;
2069 }
2070
2071 /* Avoid things going to fast for the bridge with a xhci host */
2072 udelay(150);
2073 ret = usb_control_msg(sd->gspca_dev.dev,
2074 usb_rcvctrlpipe(sd->gspca_dev.dev, 0),
2075 req,
2076 USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
2077 0, index, sd->gspca_dev.usb_buf, 1, 500);
2078
2079 if (ret >= 0) {
2080 ret = sd->gspca_dev.usb_buf[0];
2081 gspca_dbg(gspca_dev, D_USBI, "GET %02x 0000 %04x %02x\n",
2082 req, index, ret);
2083 } else {
2084 gspca_err(gspca_dev, "reg_r %02x failed %d\n", index, ret);
2085 sd->gspca_dev.usb_err = ret;
2086 }
2087
2088 return ret;
2089 }
2090
2091 /* Read 8 values from a OV519 register */
reg_r8(struct sd * sd,u16 index)2092 static int reg_r8(struct sd *sd,
2093 u16 index)
2094 {
2095 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2096 int ret;
2097
2098 if (sd->gspca_dev.usb_err < 0)
2099 return -1;
2100
2101 /* Avoid things going to fast for the bridge with a xhci host */
2102 udelay(150);
2103 ret = usb_control_msg(sd->gspca_dev.dev,
2104 usb_rcvctrlpipe(sd->gspca_dev.dev, 0),
2105 1, /* REQ_IO */
2106 USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
2107 0, index, sd->gspca_dev.usb_buf, 8, 500);
2108
2109 if (ret >= 0) {
2110 ret = sd->gspca_dev.usb_buf[0];
2111 } else {
2112 gspca_err(gspca_dev, "reg_r8 %02x failed %d\n", index, ret);
2113 sd->gspca_dev.usb_err = ret;
2114 }
2115
2116 return ret;
2117 }
2118
2119 /*
2120 * Writes bits at positions specified by mask to an OV51x reg. Bits that are in
2121 * the same position as 1's in "mask" are cleared and set to "value". Bits
2122 * that are in the same position as 0's in "mask" are preserved, regardless
2123 * of their respective state in "value".
2124 */
reg_w_mask(struct sd * sd,u16 index,u8 value,u8 mask)2125 static void reg_w_mask(struct sd *sd,
2126 u16 index,
2127 u8 value,
2128 u8 mask)
2129 {
2130 int ret;
2131 u8 oldval;
2132
2133 if (mask != 0xff) {
2134 value &= mask; /* Enforce mask on value */
2135 ret = reg_r(sd, index);
2136 if (ret < 0)
2137 return;
2138
2139 oldval = ret & ~mask; /* Clear the masked bits */
2140 value |= oldval; /* Set the desired bits */
2141 }
2142 reg_w(sd, index, value);
2143 }
2144
2145 /*
2146 * Writes multiple (n) byte value to a single register. Only valid with certain
2147 * registers (0x30 and 0xc4 - 0xce).
2148 */
ov518_reg_w32(struct sd * sd,u16 index,u32 value,int n)2149 static void ov518_reg_w32(struct sd *sd, u16 index, u32 value, int n)
2150 {
2151 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2152 int ret;
2153
2154 if (sd->gspca_dev.usb_err < 0)
2155 return;
2156
2157 *((__le32 *) sd->gspca_dev.usb_buf) = __cpu_to_le32(value);
2158
2159 /* Avoid things going to fast for the bridge with a xhci host */
2160 udelay(150);
2161 ret = usb_control_msg(sd->gspca_dev.dev,
2162 usb_sndctrlpipe(sd->gspca_dev.dev, 0),
2163 1 /* REG_IO */,
2164 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
2165 0, index,
2166 sd->gspca_dev.usb_buf, n, 500);
2167 if (ret < 0) {
2168 gspca_err(gspca_dev, "reg_w32 %02x failed %d\n", index, ret);
2169 sd->gspca_dev.usb_err = ret;
2170 }
2171 }
2172
ov511_i2c_w(struct sd * sd,u8 reg,u8 value)2173 static void ov511_i2c_w(struct sd *sd, u8 reg, u8 value)
2174 {
2175 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2176 int rc, retries;
2177
2178 gspca_dbg(gspca_dev, D_USBO, "ov511_i2c_w %02x %02x\n", reg, value);
2179
2180 /* Three byte write cycle */
2181 for (retries = 6; ; ) {
2182 /* Select camera register */
2183 reg_w(sd, R51x_I2C_SADDR_3, reg);
2184
2185 /* Write "value" to I2C data port of OV511 */
2186 reg_w(sd, R51x_I2C_DATA, value);
2187
2188 /* Initiate 3-byte write cycle */
2189 reg_w(sd, R511_I2C_CTL, 0x01);
2190
2191 do {
2192 rc = reg_r(sd, R511_I2C_CTL);
2193 } while (rc > 0 && ((rc & 1) == 0)); /* Retry until idle */
2194
2195 if (rc < 0)
2196 return;
2197
2198 if ((rc & 2) == 0) /* Ack? */
2199 break;
2200 if (--retries < 0) {
2201 gspca_dbg(gspca_dev, D_USBO, "i2c write retries exhausted\n");
2202 return;
2203 }
2204 }
2205 }
2206
ov511_i2c_r(struct sd * sd,u8 reg)2207 static int ov511_i2c_r(struct sd *sd, u8 reg)
2208 {
2209 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2210 int rc, value, retries;
2211
2212 /* Two byte write cycle */
2213 for (retries = 6; ; ) {
2214 /* Select camera register */
2215 reg_w(sd, R51x_I2C_SADDR_2, reg);
2216
2217 /* Initiate 2-byte write cycle */
2218 reg_w(sd, R511_I2C_CTL, 0x03);
2219
2220 do {
2221 rc = reg_r(sd, R511_I2C_CTL);
2222 } while (rc > 0 && ((rc & 1) == 0)); /* Retry until idle */
2223
2224 if (rc < 0)
2225 return rc;
2226
2227 if ((rc & 2) == 0) /* Ack? */
2228 break;
2229
2230 /* I2C abort */
2231 reg_w(sd, R511_I2C_CTL, 0x10);
2232
2233 if (--retries < 0) {
2234 gspca_dbg(gspca_dev, D_USBI, "i2c write retries exhausted\n");
2235 return -1;
2236 }
2237 }
2238
2239 /* Two byte read cycle */
2240 for (retries = 6; ; ) {
2241 /* Initiate 2-byte read cycle */
2242 reg_w(sd, R511_I2C_CTL, 0x05);
2243
2244 do {
2245 rc = reg_r(sd, R511_I2C_CTL);
2246 } while (rc > 0 && ((rc & 1) == 0)); /* Retry until idle */
2247
2248 if (rc < 0)
2249 return rc;
2250
2251 if ((rc & 2) == 0) /* Ack? */
2252 break;
2253
2254 /* I2C abort */
2255 reg_w(sd, R511_I2C_CTL, 0x10);
2256
2257 if (--retries < 0) {
2258 gspca_dbg(gspca_dev, D_USBI, "i2c read retries exhausted\n");
2259 return -1;
2260 }
2261 }
2262
2263 value = reg_r(sd, R51x_I2C_DATA);
2264
2265 gspca_dbg(gspca_dev, D_USBI, "ov511_i2c_r %02x %02x\n", reg, value);
2266
2267 /* This is needed to make i2c_w() work */
2268 reg_w(sd, R511_I2C_CTL, 0x05);
2269
2270 return value;
2271 }
2272
2273 /*
2274 * The OV518 I2C I/O procedure is different, hence, this function.
2275 * This is normally only called from i2c_w(). Note that this function
2276 * always succeeds regardless of whether the sensor is present and working.
2277 */
ov518_i2c_w(struct sd * sd,u8 reg,u8 value)2278 static void ov518_i2c_w(struct sd *sd,
2279 u8 reg,
2280 u8 value)
2281 {
2282 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2283
2284 gspca_dbg(gspca_dev, D_USBO, "ov518_i2c_w %02x %02x\n", reg, value);
2285
2286 /* Select camera register */
2287 reg_w(sd, R51x_I2C_SADDR_3, reg);
2288
2289 /* Write "value" to I2C data port of OV511 */
2290 reg_w(sd, R51x_I2C_DATA, value);
2291
2292 /* Initiate 3-byte write cycle */
2293 reg_w(sd, R518_I2C_CTL, 0x01);
2294
2295 /* wait for write complete */
2296 msleep(4);
2297 reg_r8(sd, R518_I2C_CTL);
2298 }
2299
2300 /*
2301 * returns: negative is error, pos or zero is data
2302 *
2303 * The OV518 I2C I/O procedure is different, hence, this function.
2304 * This is normally only called from i2c_r(). Note that this function
2305 * always succeeds regardless of whether the sensor is present and working.
2306 */
ov518_i2c_r(struct sd * sd,u8 reg)2307 static int ov518_i2c_r(struct sd *sd, u8 reg)
2308 {
2309 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2310 int value;
2311
2312 /* Select camera register */
2313 reg_w(sd, R51x_I2C_SADDR_2, reg);
2314
2315 /* Initiate 2-byte write cycle */
2316 reg_w(sd, R518_I2C_CTL, 0x03);
2317 reg_r8(sd, R518_I2C_CTL);
2318
2319 /* Initiate 2-byte read cycle */
2320 reg_w(sd, R518_I2C_CTL, 0x05);
2321 reg_r8(sd, R518_I2C_CTL);
2322
2323 value = reg_r(sd, R51x_I2C_DATA);
2324 gspca_dbg(gspca_dev, D_USBI, "ov518_i2c_r %02x %02x\n", reg, value);
2325 return value;
2326 }
2327
ovfx2_i2c_w(struct sd * sd,u8 reg,u8 value)2328 static void ovfx2_i2c_w(struct sd *sd, u8 reg, u8 value)
2329 {
2330 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2331 int ret;
2332
2333 if (sd->gspca_dev.usb_err < 0)
2334 return;
2335
2336 ret = usb_control_msg(sd->gspca_dev.dev,
2337 usb_sndctrlpipe(sd->gspca_dev.dev, 0),
2338 0x02,
2339 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
2340 (u16) value, (u16) reg, NULL, 0, 500);
2341
2342 if (ret < 0) {
2343 gspca_err(gspca_dev, "ovfx2_i2c_w %02x failed %d\n", reg, ret);
2344 sd->gspca_dev.usb_err = ret;
2345 }
2346
2347 gspca_dbg(gspca_dev, D_USBO, "ovfx2_i2c_w %02x %02x\n", reg, value);
2348 }
2349
ovfx2_i2c_r(struct sd * sd,u8 reg)2350 static int ovfx2_i2c_r(struct sd *sd, u8 reg)
2351 {
2352 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2353 int ret;
2354
2355 if (sd->gspca_dev.usb_err < 0)
2356 return -1;
2357
2358 ret = usb_control_msg(sd->gspca_dev.dev,
2359 usb_rcvctrlpipe(sd->gspca_dev.dev, 0),
2360 0x03,
2361 USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
2362 0, (u16) reg, sd->gspca_dev.usb_buf, 1, 500);
2363
2364 if (ret >= 0) {
2365 ret = sd->gspca_dev.usb_buf[0];
2366 gspca_dbg(gspca_dev, D_USBI, "ovfx2_i2c_r %02x %02x\n",
2367 reg, ret);
2368 } else {
2369 gspca_err(gspca_dev, "ovfx2_i2c_r %02x failed %d\n", reg, ret);
2370 sd->gspca_dev.usb_err = ret;
2371 }
2372
2373 return ret;
2374 }
2375
i2c_w(struct sd * sd,u8 reg,u8 value)2376 static void i2c_w(struct sd *sd, u8 reg, u8 value)
2377 {
2378 if (sd->sensor_reg_cache[reg] == value)
2379 return;
2380
2381 switch (sd->bridge) {
2382 case BRIDGE_OV511:
2383 case BRIDGE_OV511PLUS:
2384 ov511_i2c_w(sd, reg, value);
2385 break;
2386 case BRIDGE_OV518:
2387 case BRIDGE_OV518PLUS:
2388 case BRIDGE_OV519:
2389 ov518_i2c_w(sd, reg, value);
2390 break;
2391 case BRIDGE_OVFX2:
2392 ovfx2_i2c_w(sd, reg, value);
2393 break;
2394 case BRIDGE_W9968CF:
2395 w9968cf_i2c_w(sd, reg, value);
2396 break;
2397 }
2398
2399 if (sd->gspca_dev.usb_err >= 0) {
2400 /* Up on sensor reset empty the register cache */
2401 if (reg == 0x12 && (value & 0x80))
2402 memset(sd->sensor_reg_cache, -1,
2403 sizeof(sd->sensor_reg_cache));
2404 else
2405 sd->sensor_reg_cache[reg] = value;
2406 }
2407 }
2408
i2c_r(struct sd * sd,u8 reg)2409 static int i2c_r(struct sd *sd, u8 reg)
2410 {
2411 int ret = -1;
2412
2413 if (sd->sensor_reg_cache[reg] != -1)
2414 return sd->sensor_reg_cache[reg];
2415
2416 switch (sd->bridge) {
2417 case BRIDGE_OV511:
2418 case BRIDGE_OV511PLUS:
2419 ret = ov511_i2c_r(sd, reg);
2420 break;
2421 case BRIDGE_OV518:
2422 case BRIDGE_OV518PLUS:
2423 case BRIDGE_OV519:
2424 ret = ov518_i2c_r(sd, reg);
2425 break;
2426 case BRIDGE_OVFX2:
2427 ret = ovfx2_i2c_r(sd, reg);
2428 break;
2429 case BRIDGE_W9968CF:
2430 ret = w9968cf_i2c_r(sd, reg);
2431 break;
2432 }
2433
2434 if (ret >= 0)
2435 sd->sensor_reg_cache[reg] = ret;
2436
2437 return ret;
2438 }
2439
2440 /* Writes bits at positions specified by mask to an I2C reg. Bits that are in
2441 * the same position as 1's in "mask" are cleared and set to "value". Bits
2442 * that are in the same position as 0's in "mask" are preserved, regardless
2443 * of their respective state in "value".
2444 */
i2c_w_mask(struct sd * sd,u8 reg,u8 value,u8 mask)2445 static void i2c_w_mask(struct sd *sd,
2446 u8 reg,
2447 u8 value,
2448 u8 mask)
2449 {
2450 int rc;
2451 u8 oldval;
2452
2453 value &= mask; /* Enforce mask on value */
2454 rc = i2c_r(sd, reg);
2455 if (rc < 0)
2456 return;
2457 oldval = rc & ~mask; /* Clear the masked bits */
2458 value |= oldval; /* Set the desired bits */
2459 i2c_w(sd, reg, value);
2460 }
2461
2462 /* Temporarily stops OV511 from functioning. Must do this before changing
2463 * registers while the camera is streaming */
ov51x_stop(struct sd * sd)2464 static inline void ov51x_stop(struct sd *sd)
2465 {
2466 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2467
2468 gspca_dbg(gspca_dev, D_STREAM, "stopping\n");
2469 sd->stopped = 1;
2470 switch (sd->bridge) {
2471 case BRIDGE_OV511:
2472 case BRIDGE_OV511PLUS:
2473 reg_w(sd, R51x_SYS_RESET, 0x3d);
2474 break;
2475 case BRIDGE_OV518:
2476 case BRIDGE_OV518PLUS:
2477 reg_w_mask(sd, R51x_SYS_RESET, 0x3a, 0x3a);
2478 break;
2479 case BRIDGE_OV519:
2480 reg_w(sd, OV519_R51_RESET1, 0x0f);
2481 reg_w(sd, OV519_R51_RESET1, 0x00);
2482 reg_w(sd, 0x22, 0x00); /* FRAR */
2483 break;
2484 case BRIDGE_OVFX2:
2485 reg_w_mask(sd, 0x0f, 0x00, 0x02);
2486 break;
2487 case BRIDGE_W9968CF:
2488 reg_w(sd, 0x3c, 0x0a05); /* stop USB transfer */
2489 break;
2490 }
2491 }
2492
2493 /* Restarts OV511 after ov511_stop() is called. Has no effect if it is not
2494 * actually stopped (for performance). */
ov51x_restart(struct sd * sd)2495 static inline void ov51x_restart(struct sd *sd)
2496 {
2497 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2498
2499 gspca_dbg(gspca_dev, D_STREAM, "restarting\n");
2500 if (!sd->stopped)
2501 return;
2502 sd->stopped = 0;
2503
2504 /* Reinitialize the stream */
2505 switch (sd->bridge) {
2506 case BRIDGE_OV511:
2507 case BRIDGE_OV511PLUS:
2508 reg_w(sd, R51x_SYS_RESET, 0x00);
2509 break;
2510 case BRIDGE_OV518:
2511 case BRIDGE_OV518PLUS:
2512 reg_w(sd, 0x2f, 0x80);
2513 reg_w(sd, R51x_SYS_RESET, 0x00);
2514 break;
2515 case BRIDGE_OV519:
2516 reg_w(sd, OV519_R51_RESET1, 0x0f);
2517 reg_w(sd, OV519_R51_RESET1, 0x00);
2518 reg_w(sd, 0x22, 0x1d); /* FRAR */
2519 break;
2520 case BRIDGE_OVFX2:
2521 reg_w_mask(sd, 0x0f, 0x02, 0x02);
2522 break;
2523 case BRIDGE_W9968CF:
2524 reg_w(sd, 0x3c, 0x8a05); /* USB FIFO enable */
2525 break;
2526 }
2527 }
2528
2529 static void ov51x_set_slave_ids(struct sd *sd, u8 slave);
2530
2531 /* This does an initial reset of an OmniVision sensor and ensures that I2C
2532 * is synchronized. Returns <0 on failure.
2533 */
init_ov_sensor(struct sd * sd,u8 slave)2534 static int init_ov_sensor(struct sd *sd, u8 slave)
2535 {
2536 int i;
2537 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2538
2539 ov51x_set_slave_ids(sd, slave);
2540
2541 /* Reset the sensor */
2542 i2c_w(sd, 0x12, 0x80);
2543
2544 /* Wait for it to initialize */
2545 msleep(150);
2546
2547 for (i = 0; i < i2c_detect_tries; i++) {
2548 if (i2c_r(sd, OV7610_REG_ID_HIGH) == 0x7f &&
2549 i2c_r(sd, OV7610_REG_ID_LOW) == 0xa2) {
2550 gspca_dbg(gspca_dev, D_PROBE, "I2C synced in %d attempt(s)\n",
2551 i);
2552 return 0;
2553 }
2554
2555 /* Reset the sensor */
2556 i2c_w(sd, 0x12, 0x80);
2557
2558 /* Wait for it to initialize */
2559 msleep(150);
2560
2561 /* Dummy read to sync I2C */
2562 if (i2c_r(sd, 0x00) < 0)
2563 return -1;
2564 }
2565 return -1;
2566 }
2567
2568 /* Set the read and write slave IDs. The "slave" argument is the write slave,
2569 * and the read slave will be set to (slave + 1).
2570 * This should not be called from outside the i2c I/O functions.
2571 * Sets I2C read and write slave IDs. Returns <0 for error
2572 */
ov51x_set_slave_ids(struct sd * sd,u8 slave)2573 static void ov51x_set_slave_ids(struct sd *sd,
2574 u8 slave)
2575 {
2576 switch (sd->bridge) {
2577 case BRIDGE_OVFX2:
2578 reg_w(sd, OVFX2_I2C_ADDR, slave);
2579 return;
2580 case BRIDGE_W9968CF:
2581 sd->sensor_addr = slave;
2582 return;
2583 }
2584
2585 reg_w(sd, R51x_I2C_W_SID, slave);
2586 reg_w(sd, R51x_I2C_R_SID, slave + 1);
2587 }
2588
write_regvals(struct sd * sd,const struct ov_regvals * regvals,int n)2589 static void write_regvals(struct sd *sd,
2590 const struct ov_regvals *regvals,
2591 int n)
2592 {
2593 while (--n >= 0) {
2594 reg_w(sd, regvals->reg, regvals->val);
2595 regvals++;
2596 }
2597 }
2598
write_i2c_regvals(struct sd * sd,const struct ov_i2c_regvals * regvals,int n)2599 static void write_i2c_regvals(struct sd *sd,
2600 const struct ov_i2c_regvals *regvals,
2601 int n)
2602 {
2603 while (--n >= 0) {
2604 i2c_w(sd, regvals->reg, regvals->val);
2605 regvals++;
2606 }
2607 }
2608
2609 /****************************************************************************
2610 *
2611 * OV511 and sensor configuration
2612 *
2613 ***************************************************************************/
2614
2615 /* This initializes the OV2x10 / OV3610 / OV3620 / OV9600 */
ov_hires_configure(struct sd * sd)2616 static void ov_hires_configure(struct sd *sd)
2617 {
2618 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2619 int high, low;
2620
2621 if (sd->bridge != BRIDGE_OVFX2) {
2622 gspca_err(gspca_dev, "error hires sensors only supported with ovfx2\n");
2623 return;
2624 }
2625
2626 gspca_dbg(gspca_dev, D_PROBE, "starting ov hires configuration\n");
2627
2628 /* Detect sensor (sub)type */
2629 high = i2c_r(sd, 0x0a);
2630 low = i2c_r(sd, 0x0b);
2631 /* info("%x, %x", high, low); */
2632 switch (high) {
2633 case 0x96:
2634 switch (low) {
2635 case 0x40:
2636 gspca_dbg(gspca_dev, D_PROBE, "Sensor is a OV2610\n");
2637 sd->sensor = SEN_OV2610;
2638 return;
2639 case 0x41:
2640 gspca_dbg(gspca_dev, D_PROBE, "Sensor is a OV2610AE\n");
2641 sd->sensor = SEN_OV2610AE;
2642 return;
2643 case 0xb1:
2644 gspca_dbg(gspca_dev, D_PROBE, "Sensor is a OV9600\n");
2645 sd->sensor = SEN_OV9600;
2646 return;
2647 }
2648 break;
2649 case 0x36:
2650 if ((low & 0x0f) == 0x00) {
2651 gspca_dbg(gspca_dev, D_PROBE, "Sensor is a OV3610\n");
2652 sd->sensor = SEN_OV3610;
2653 return;
2654 }
2655 break;
2656 }
2657 gspca_err(gspca_dev, "Error unknown sensor type: %02x%02x\n",
2658 high, low);
2659 }
2660
2661 /* This initializes the OV8110, OV8610 sensor. The OV8110 uses
2662 * the same register settings as the OV8610, since they are very similar.
2663 */
ov8xx0_configure(struct sd * sd)2664 static void ov8xx0_configure(struct sd *sd)
2665 {
2666 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2667 int rc;
2668
2669 gspca_dbg(gspca_dev, D_PROBE, "starting ov8xx0 configuration\n");
2670
2671 /* Detect sensor (sub)type */
2672 rc = i2c_r(sd, OV7610_REG_COM_I);
2673 if (rc < 0) {
2674 gspca_err(gspca_dev, "Error detecting sensor type\n");
2675 return;
2676 }
2677 if ((rc & 3) == 1)
2678 sd->sensor = SEN_OV8610;
2679 else
2680 gspca_err(gspca_dev, "Unknown image sensor version: %d\n",
2681 rc & 3);
2682 }
2683
2684 /* This initializes the OV7610, OV7620, or OV76BE sensor. The OV76BE uses
2685 * the same register settings as the OV7610, since they are very similar.
2686 */
ov7xx0_configure(struct sd * sd)2687 static void ov7xx0_configure(struct sd *sd)
2688 {
2689 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2690 int rc, high, low;
2691
2692 gspca_dbg(gspca_dev, D_PROBE, "starting OV7xx0 configuration\n");
2693
2694 /* Detect sensor (sub)type */
2695 rc = i2c_r(sd, OV7610_REG_COM_I);
2696
2697 /* add OV7670 here
2698 * it appears to be wrongly detected as a 7610 by default */
2699 if (rc < 0) {
2700 gspca_err(gspca_dev, "Error detecting sensor type\n");
2701 return;
2702 }
2703 if ((rc & 3) == 3) {
2704 /* quick hack to make OV7670s work */
2705 high = i2c_r(sd, 0x0a);
2706 low = i2c_r(sd, 0x0b);
2707 /* info("%x, %x", high, low); */
2708 if (high == 0x76 && (low & 0xf0) == 0x70) {
2709 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV76%02x\n",
2710 low);
2711 sd->sensor = SEN_OV7670;
2712 } else {
2713 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV7610\n");
2714 sd->sensor = SEN_OV7610;
2715 }
2716 } else if ((rc & 3) == 1) {
2717 /* I don't know what's different about the 76BE yet. */
2718 if (i2c_r(sd, 0x15) & 1) {
2719 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV7620AE\n");
2720 sd->sensor = SEN_OV7620AE;
2721 } else {
2722 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV76BE\n");
2723 sd->sensor = SEN_OV76BE;
2724 }
2725 } else if ((rc & 3) == 0) {
2726 /* try to read product id registers */
2727 high = i2c_r(sd, 0x0a);
2728 if (high < 0) {
2729 gspca_err(gspca_dev, "Error detecting camera chip PID\n");
2730 return;
2731 }
2732 low = i2c_r(sd, 0x0b);
2733 if (low < 0) {
2734 gspca_err(gspca_dev, "Error detecting camera chip VER\n");
2735 return;
2736 }
2737 if (high == 0x76) {
2738 switch (low) {
2739 case 0x30:
2740 gspca_err(gspca_dev, "Sensor is an OV7630/OV7635\n");
2741 gspca_err(gspca_dev, "7630 is not supported by this driver\n");
2742 return;
2743 case 0x40:
2744 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV7645\n");
2745 sd->sensor = SEN_OV7640; /* FIXME */
2746 break;
2747 case 0x45:
2748 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV7645B\n");
2749 sd->sensor = SEN_OV7640; /* FIXME */
2750 break;
2751 case 0x48:
2752 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV7648\n");
2753 sd->sensor = SEN_OV7648;
2754 break;
2755 case 0x60:
2756 gspca_dbg(gspca_dev, D_PROBE, "Sensor is a OV7660\n");
2757 sd->sensor = SEN_OV7660;
2758 break;
2759 default:
2760 gspca_err(gspca_dev, "Unknown sensor: 0x76%02x\n",
2761 low);
2762 return;
2763 }
2764 } else {
2765 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV7620\n");
2766 sd->sensor = SEN_OV7620;
2767 }
2768 } else {
2769 gspca_err(gspca_dev, "Unknown image sensor version: %d\n",
2770 rc & 3);
2771 }
2772 }
2773
2774 /* This initializes the OV6620, OV6630, OV6630AE, or OV6630AF sensor. */
ov6xx0_configure(struct sd * sd)2775 static void ov6xx0_configure(struct sd *sd)
2776 {
2777 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2778 int rc;
2779
2780 gspca_dbg(gspca_dev, D_PROBE, "starting OV6xx0 configuration\n");
2781
2782 /* Detect sensor (sub)type */
2783 rc = i2c_r(sd, OV7610_REG_COM_I);
2784 if (rc < 0) {
2785 gspca_err(gspca_dev, "Error detecting sensor type\n");
2786 return;
2787 }
2788
2789 /* Ugh. The first two bits are the version bits, but
2790 * the entire register value must be used. I guess OVT
2791 * underestimated how many variants they would make. */
2792 switch (rc) {
2793 case 0x00:
2794 sd->sensor = SEN_OV6630;
2795 pr_warn("WARNING: Sensor is an OV66308. Your camera may have been misdetected in previous driver versions.\n");
2796 break;
2797 case 0x01:
2798 sd->sensor = SEN_OV6620;
2799 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV6620\n");
2800 break;
2801 case 0x02:
2802 sd->sensor = SEN_OV6630;
2803 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV66308AE\n");
2804 break;
2805 case 0x03:
2806 sd->sensor = SEN_OV66308AF;
2807 gspca_dbg(gspca_dev, D_PROBE, "Sensor is an OV66308AF\n");
2808 break;
2809 case 0x90:
2810 sd->sensor = SEN_OV6630;
2811 pr_warn("WARNING: Sensor is an OV66307. Your camera may have been misdetected in previous driver versions.\n");
2812 break;
2813 default:
2814 gspca_err(gspca_dev, "FATAL: Unknown sensor version: 0x%02x\n",
2815 rc);
2816 return;
2817 }
2818
2819 /* Set sensor-specific vars */
2820 sd->sif = 1;
2821 }
2822
2823 /* Turns on or off the LED. Only has an effect with OV511+/OV518(+)/OV519 */
ov51x_led_control(struct sd * sd,int on)2824 static void ov51x_led_control(struct sd *sd, int on)
2825 {
2826 if (sd->invert_led)
2827 on = !on;
2828
2829 switch (sd->bridge) {
2830 /* OV511 has no LED control */
2831 case BRIDGE_OV511PLUS:
2832 reg_w(sd, R511_SYS_LED_CTL, on);
2833 break;
2834 case BRIDGE_OV518:
2835 case BRIDGE_OV518PLUS:
2836 reg_w_mask(sd, R518_GPIO_OUT, 0x02 * on, 0x02);
2837 break;
2838 case BRIDGE_OV519:
2839 reg_w_mask(sd, OV519_GPIO_DATA_OUT0, on, 1);
2840 break;
2841 }
2842 }
2843
sd_reset_snapshot(struct gspca_dev * gspca_dev)2844 static void sd_reset_snapshot(struct gspca_dev *gspca_dev)
2845 {
2846 struct sd *sd = (struct sd *) gspca_dev;
2847
2848 if (!sd->snapshot_needs_reset)
2849 return;
2850
2851 /* Note it is important that we clear sd->snapshot_needs_reset,
2852 before actually clearing the snapshot state in the bridge
2853 otherwise we might race with the pkt_scan interrupt handler */
2854 sd->snapshot_needs_reset = 0;
2855
2856 switch (sd->bridge) {
2857 case BRIDGE_OV511:
2858 case BRIDGE_OV511PLUS:
2859 reg_w(sd, R51x_SYS_SNAP, 0x02);
2860 reg_w(sd, R51x_SYS_SNAP, 0x00);
2861 break;
2862 case BRIDGE_OV518:
2863 case BRIDGE_OV518PLUS:
2864 reg_w(sd, R51x_SYS_SNAP, 0x02); /* Reset */
2865 reg_w(sd, R51x_SYS_SNAP, 0x01); /* Enable */
2866 break;
2867 case BRIDGE_OV519:
2868 reg_w(sd, R51x_SYS_RESET, 0x40);
2869 reg_w(sd, R51x_SYS_RESET, 0x00);
2870 break;
2871 }
2872 }
2873
ov51x_upload_quan_tables(struct sd * sd)2874 static void ov51x_upload_quan_tables(struct sd *sd)
2875 {
2876 static const unsigned char yQuanTable511[] = {
2877 0, 1, 1, 2, 2, 3, 3, 4,
2878 1, 1, 1, 2, 2, 3, 4, 4,
2879 1, 1, 2, 2, 3, 4, 4, 4,
2880 2, 2, 2, 3, 4, 4, 4, 4,
2881 2, 2, 3, 4, 4, 5, 5, 5,
2882 3, 3, 4, 4, 5, 5, 5, 5,
2883 3, 4, 4, 4, 5, 5, 5, 5,
2884 4, 4, 4, 4, 5, 5, 5, 5
2885 };
2886
2887 static const unsigned char uvQuanTable511[] = {
2888 0, 2, 2, 3, 4, 4, 4, 4,
2889 2, 2, 2, 4, 4, 4, 4, 4,
2890 2, 2, 3, 4, 4, 4, 4, 4,
2891 3, 4, 4, 4, 4, 4, 4, 4,
2892 4, 4, 4, 4, 4, 4, 4, 4,
2893 4, 4, 4, 4, 4, 4, 4, 4,
2894 4, 4, 4, 4, 4, 4, 4, 4,
2895 4, 4, 4, 4, 4, 4, 4, 4
2896 };
2897
2898 /* OV518 quantization tables are 8x4 (instead of 8x8) */
2899 static const unsigned char yQuanTable518[] = {
2900 5, 4, 5, 6, 6, 7, 7, 7,
2901 5, 5, 5, 5, 6, 7, 7, 7,
2902 6, 6, 6, 6, 7, 7, 7, 8,
2903 7, 7, 6, 7, 7, 7, 8, 8
2904 };
2905 static const unsigned char uvQuanTable518[] = {
2906 6, 6, 6, 7, 7, 7, 7, 7,
2907 6, 6, 6, 7, 7, 7, 7, 7,
2908 6, 6, 6, 7, 7, 7, 7, 8,
2909 7, 7, 7, 7, 7, 7, 8, 8
2910 };
2911
2912 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
2913 const unsigned char *pYTable, *pUVTable;
2914 unsigned char val0, val1;
2915 int i, size, reg = R51x_COMP_LUT_BEGIN;
2916
2917 gspca_dbg(gspca_dev, D_PROBE, "Uploading quantization tables\n");
2918
2919 if (sd->bridge == BRIDGE_OV511 || sd->bridge == BRIDGE_OV511PLUS) {
2920 pYTable = yQuanTable511;
2921 pUVTable = uvQuanTable511;
2922 size = 32;
2923 } else {
2924 pYTable = yQuanTable518;
2925 pUVTable = uvQuanTable518;
2926 size = 16;
2927 }
2928
2929 for (i = 0; i < size; i++) {
2930 val0 = *pYTable++;
2931 val1 = *pYTable++;
2932 val0 &= 0x0f;
2933 val1 &= 0x0f;
2934 val0 |= val1 << 4;
2935 reg_w(sd, reg, val0);
2936
2937 val0 = *pUVTable++;
2938 val1 = *pUVTable++;
2939 val0 &= 0x0f;
2940 val1 &= 0x0f;
2941 val0 |= val1 << 4;
2942 reg_w(sd, reg + size, val0);
2943
2944 reg++;
2945 }
2946 }
2947
2948 /* This initializes the OV511/OV511+ and the sensor */
ov511_configure(struct gspca_dev * gspca_dev)2949 static void ov511_configure(struct gspca_dev *gspca_dev)
2950 {
2951 struct sd *sd = (struct sd *) gspca_dev;
2952
2953 /* For 511 and 511+ */
2954 static const struct ov_regvals init_511[] = {
2955 { R51x_SYS_RESET, 0x7f },
2956 { R51x_SYS_INIT, 0x01 },
2957 { R51x_SYS_RESET, 0x7f },
2958 { R51x_SYS_INIT, 0x01 },
2959 { R51x_SYS_RESET, 0x3f },
2960 { R51x_SYS_INIT, 0x01 },
2961 { R51x_SYS_RESET, 0x3d },
2962 };
2963
2964 static const struct ov_regvals norm_511[] = {
2965 { R511_DRAM_FLOW_CTL, 0x01 },
2966 { R51x_SYS_SNAP, 0x00 },
2967 { R51x_SYS_SNAP, 0x02 },
2968 { R51x_SYS_SNAP, 0x00 },
2969 { R511_FIFO_OPTS, 0x1f },
2970 { R511_COMP_EN, 0x00 },
2971 { R511_COMP_LUT_EN, 0x03 },
2972 };
2973
2974 static const struct ov_regvals norm_511_p[] = {
2975 { R511_DRAM_FLOW_CTL, 0xff },
2976 { R51x_SYS_SNAP, 0x00 },
2977 { R51x_SYS_SNAP, 0x02 },
2978 { R51x_SYS_SNAP, 0x00 },
2979 { R511_FIFO_OPTS, 0xff },
2980 { R511_COMP_EN, 0x00 },
2981 { R511_COMP_LUT_EN, 0x03 },
2982 };
2983
2984 static const struct ov_regvals compress_511[] = {
2985 { 0x70, 0x1f },
2986 { 0x71, 0x05 },
2987 { 0x72, 0x06 },
2988 { 0x73, 0x06 },
2989 { 0x74, 0x14 },
2990 { 0x75, 0x03 },
2991 { 0x76, 0x04 },
2992 { 0x77, 0x04 },
2993 };
2994
2995 gspca_dbg(gspca_dev, D_PROBE, "Device custom id %x\n",
2996 reg_r(sd, R51x_SYS_CUST_ID));
2997
2998 write_regvals(sd, init_511, ARRAY_SIZE(init_511));
2999
3000 switch (sd->bridge) {
3001 case BRIDGE_OV511:
3002 write_regvals(sd, norm_511, ARRAY_SIZE(norm_511));
3003 break;
3004 case BRIDGE_OV511PLUS:
3005 write_regvals(sd, norm_511_p, ARRAY_SIZE(norm_511_p));
3006 break;
3007 }
3008
3009 /* Init compression */
3010 write_regvals(sd, compress_511, ARRAY_SIZE(compress_511));
3011
3012 ov51x_upload_quan_tables(sd);
3013 }
3014
3015 /* This initializes the OV518/OV518+ and the sensor */
ov518_configure(struct gspca_dev * gspca_dev)3016 static void ov518_configure(struct gspca_dev *gspca_dev)
3017 {
3018 struct sd *sd = (struct sd *) gspca_dev;
3019
3020 /* For 518 and 518+ */
3021 static const struct ov_regvals init_518[] = {
3022 { R51x_SYS_RESET, 0x40 },
3023 { R51x_SYS_INIT, 0xe1 },
3024 { R51x_SYS_RESET, 0x3e },
3025 { R51x_SYS_INIT, 0xe1 },
3026 { R51x_SYS_RESET, 0x00 },
3027 { R51x_SYS_INIT, 0xe1 },
3028 { 0x46, 0x00 },
3029 { 0x5d, 0x03 },
3030 };
3031
3032 static const struct ov_regvals norm_518[] = {
3033 { R51x_SYS_SNAP, 0x02 }, /* Reset */
3034 { R51x_SYS_SNAP, 0x01 }, /* Enable */
3035 { 0x31, 0x0f },
3036 { 0x5d, 0x03 },
3037 { 0x24, 0x9f },
3038 { 0x25, 0x90 },
3039 { 0x20, 0x00 },
3040 { 0x51, 0x04 },
3041 { 0x71, 0x19 },
3042 { 0x2f, 0x80 },
3043 };
3044
3045 static const struct ov_regvals norm_518_p[] = {
3046 { R51x_SYS_SNAP, 0x02 }, /* Reset */
3047 { R51x_SYS_SNAP, 0x01 }, /* Enable */
3048 { 0x31, 0x0f },
3049 { 0x5d, 0x03 },
3050 { 0x24, 0x9f },
3051 { 0x25, 0x90 },
3052 { 0x20, 0x60 },
3053 { 0x51, 0x02 },
3054 { 0x71, 0x19 },
3055 { 0x40, 0xff },
3056 { 0x41, 0x42 },
3057 { 0x46, 0x00 },
3058 { 0x33, 0x04 },
3059 { 0x21, 0x19 },
3060 { 0x3f, 0x10 },
3061 { 0x2f, 0x80 },
3062 };
3063
3064 /* First 5 bits of custom ID reg are a revision ID on OV518 */
3065 sd->revision = reg_r(sd, R51x_SYS_CUST_ID) & 0x1f;
3066 gspca_dbg(gspca_dev, D_PROBE, "Device revision %d\n", sd->revision);
3067
3068 write_regvals(sd, init_518, ARRAY_SIZE(init_518));
3069
3070 /* Set LED GPIO pin to output mode */
3071 reg_w_mask(sd, R518_GPIO_CTL, 0x00, 0x02);
3072
3073 switch (sd->bridge) {
3074 case BRIDGE_OV518:
3075 write_regvals(sd, norm_518, ARRAY_SIZE(norm_518));
3076 break;
3077 case BRIDGE_OV518PLUS:
3078 write_regvals(sd, norm_518_p, ARRAY_SIZE(norm_518_p));
3079 break;
3080 }
3081
3082 ov51x_upload_quan_tables(sd);
3083
3084 reg_w(sd, 0x2f, 0x80);
3085 }
3086
ov519_configure(struct sd * sd)3087 static void ov519_configure(struct sd *sd)
3088 {
3089 static const struct ov_regvals init_519[] = {
3090 { 0x5a, 0x6d }, /* EnableSystem */
3091 { 0x53, 0x9b }, /* don't enable the microcontroller */
3092 { OV519_R54_EN_CLK1, 0xff }, /* set bit2 to enable jpeg */
3093 { 0x5d, 0x03 },
3094 { 0x49, 0x01 },
3095 { 0x48, 0x00 },
3096 /* Set LED pin to output mode. Bit 4 must be cleared or sensor
3097 * detection will fail. This deserves further investigation. */
3098 { OV519_GPIO_IO_CTRL0, 0xee },
3099 { OV519_R51_RESET1, 0x0f },
3100 { OV519_R51_RESET1, 0x00 },
3101 { 0x22, 0x00 },
3102 /* windows reads 0x55 at this point*/
3103 };
3104
3105 write_regvals(sd, init_519, ARRAY_SIZE(init_519));
3106 }
3107
ovfx2_configure(struct sd * sd)3108 static void ovfx2_configure(struct sd *sd)
3109 {
3110 static const struct ov_regvals init_fx2[] = {
3111 { 0x00, 0x60 },
3112 { 0x02, 0x01 },
3113 { 0x0f, 0x1d },
3114 { 0xe9, 0x82 },
3115 { 0xea, 0xc7 },
3116 { 0xeb, 0x10 },
3117 { 0xec, 0xf6 },
3118 };
3119
3120 sd->stopped = 1;
3121
3122 write_regvals(sd, init_fx2, ARRAY_SIZE(init_fx2));
3123 }
3124
3125 /* set the mode */
3126 /* This function works for ov7660 only */
ov519_set_mode(struct sd * sd)3127 static void ov519_set_mode(struct sd *sd)
3128 {
3129 static const struct ov_regvals bridge_ov7660[2][10] = {
3130 {{0x10, 0x14}, {0x11, 0x1e}, {0x12, 0x00}, {0x13, 0x00},
3131 {0x14, 0x00}, {0x15, 0x00}, {0x16, 0x00}, {0x20, 0x0c},
3132 {0x25, 0x01}, {0x26, 0x00}},
3133 {{0x10, 0x28}, {0x11, 0x3c}, {0x12, 0x00}, {0x13, 0x00},
3134 {0x14, 0x00}, {0x15, 0x00}, {0x16, 0x00}, {0x20, 0x0c},
3135 {0x25, 0x03}, {0x26, 0x00}}
3136 };
3137 static const struct ov_i2c_regvals sensor_ov7660[2][3] = {
3138 {{0x12, 0x00}, {0x24, 0x00}, {0x0c, 0x0c}},
3139 {{0x12, 0x00}, {0x04, 0x00}, {0x0c, 0x00}}
3140 };
3141 static const struct ov_i2c_regvals sensor_ov7660_2[] = {
3142 {OV7670_R17_HSTART, 0x13},
3143 {OV7670_R18_HSTOP, 0x01},
3144 {OV7670_R32_HREF, 0x92},
3145 {OV7670_R19_VSTART, 0x02},
3146 {OV7670_R1A_VSTOP, 0x7a},
3147 {OV7670_R03_VREF, 0x00},
3148 /* {0x33, 0x00}, */
3149 /* {0x34, 0x07}, */
3150 /* {0x36, 0x00}, */
3151 /* {0x6b, 0x0a}, */
3152 };
3153
3154 write_regvals(sd, bridge_ov7660[sd->gspca_dev.curr_mode],
3155 ARRAY_SIZE(bridge_ov7660[0]));
3156 write_i2c_regvals(sd, sensor_ov7660[sd->gspca_dev.curr_mode],
3157 ARRAY_SIZE(sensor_ov7660[0]));
3158 write_i2c_regvals(sd, sensor_ov7660_2,
3159 ARRAY_SIZE(sensor_ov7660_2));
3160 }
3161
3162 /* set the frame rate */
3163 /* This function works for sensors ov7640, ov7648 ov7660 and ov7670 only */
ov519_set_fr(struct sd * sd)3164 static void ov519_set_fr(struct sd *sd)
3165 {
3166 int fr;
3167 u8 clock;
3168 /* frame rate table with indices:
3169 * - mode = 0: 320x240, 1: 640x480
3170 * - fr rate = 0: 30, 1: 25, 2: 20, 3: 15, 4: 10, 5: 5
3171 * - reg = 0: bridge a4, 1: bridge 23, 2: sensor 11 (clock)
3172 */
3173 static const u8 fr_tb[2][6][3] = {
3174 {{0x04, 0xff, 0x00},
3175 {0x04, 0x1f, 0x00},
3176 {0x04, 0x1b, 0x00},
3177 {0x04, 0x15, 0x00},
3178 {0x04, 0x09, 0x00},
3179 {0x04, 0x01, 0x00}},
3180 {{0x0c, 0xff, 0x00},
3181 {0x0c, 0x1f, 0x00},
3182 {0x0c, 0x1b, 0x00},
3183 {0x04, 0xff, 0x01},
3184 {0x04, 0x1f, 0x01},
3185 {0x04, 0x1b, 0x01}},
3186 };
3187
3188 if (frame_rate > 0)
3189 sd->frame_rate = frame_rate;
3190 if (sd->frame_rate >= 30)
3191 fr = 0;
3192 else if (sd->frame_rate >= 25)
3193 fr = 1;
3194 else if (sd->frame_rate >= 20)
3195 fr = 2;
3196 else if (sd->frame_rate >= 15)
3197 fr = 3;
3198 else if (sd->frame_rate >= 10)
3199 fr = 4;
3200 else
3201 fr = 5;
3202 reg_w(sd, 0xa4, fr_tb[sd->gspca_dev.curr_mode][fr][0]);
3203 reg_w(sd, 0x23, fr_tb[sd->gspca_dev.curr_mode][fr][1]);
3204 clock = fr_tb[sd->gspca_dev.curr_mode][fr][2];
3205 if (sd->sensor == SEN_OV7660)
3206 clock |= 0x80; /* enable double clock */
3207 ov518_i2c_w(sd, OV7670_R11_CLKRC, clock);
3208 }
3209
setautogain(struct gspca_dev * gspca_dev,s32 val)3210 static void setautogain(struct gspca_dev *gspca_dev, s32 val)
3211 {
3212 struct sd *sd = (struct sd *) gspca_dev;
3213
3214 i2c_w_mask(sd, 0x13, val ? 0x05 : 0x00, 0x05);
3215 }
3216
3217 /* this function is called at probe time */
sd_config(struct gspca_dev * gspca_dev,const struct usb_device_id * id)3218 static int sd_config(struct gspca_dev *gspca_dev,
3219 const struct usb_device_id *id)
3220 {
3221 struct sd *sd = (struct sd *) gspca_dev;
3222 struct cam *cam = &gspca_dev->cam;
3223
3224 sd->bridge = id->driver_info & BRIDGE_MASK;
3225 sd->invert_led = (id->driver_info & BRIDGE_INVERT_LED) != 0;
3226
3227 switch (sd->bridge) {
3228 case BRIDGE_OV511:
3229 case BRIDGE_OV511PLUS:
3230 cam->cam_mode = ov511_vga_mode;
3231 cam->nmodes = ARRAY_SIZE(ov511_vga_mode);
3232 break;
3233 case BRIDGE_OV518:
3234 case BRIDGE_OV518PLUS:
3235 cam->cam_mode = ov518_vga_mode;
3236 cam->nmodes = ARRAY_SIZE(ov518_vga_mode);
3237 break;
3238 case BRIDGE_OV519:
3239 cam->cam_mode = ov519_vga_mode;
3240 cam->nmodes = ARRAY_SIZE(ov519_vga_mode);
3241 break;
3242 case BRIDGE_OVFX2:
3243 cam->cam_mode = ov519_vga_mode;
3244 cam->nmodes = ARRAY_SIZE(ov519_vga_mode);
3245 cam->bulk_size = OVFX2_BULK_SIZE;
3246 cam->bulk_nurbs = MAX_NURBS;
3247 cam->bulk = 1;
3248 break;
3249 case BRIDGE_W9968CF:
3250 cam->cam_mode = w9968cf_vga_mode;
3251 cam->nmodes = ARRAY_SIZE(w9968cf_vga_mode);
3252 break;
3253 }
3254
3255 sd->frame_rate = 15;
3256
3257 return 0;
3258 }
3259
3260 /* this function is called at probe and resume time */
sd_init(struct gspca_dev * gspca_dev)3261 static int sd_init(struct gspca_dev *gspca_dev)
3262 {
3263 struct sd *sd = (struct sd *) gspca_dev;
3264 struct cam *cam = &gspca_dev->cam;
3265
3266 switch (sd->bridge) {
3267 case BRIDGE_OV511:
3268 case BRIDGE_OV511PLUS:
3269 ov511_configure(gspca_dev);
3270 break;
3271 case BRIDGE_OV518:
3272 case BRIDGE_OV518PLUS:
3273 ov518_configure(gspca_dev);
3274 break;
3275 case BRIDGE_OV519:
3276 ov519_configure(sd);
3277 break;
3278 case BRIDGE_OVFX2:
3279 ovfx2_configure(sd);
3280 break;
3281 case BRIDGE_W9968CF:
3282 w9968cf_configure(sd);
3283 break;
3284 }
3285
3286 /* The OV519 must be more aggressive about sensor detection since
3287 * I2C write will never fail if the sensor is not present. We have
3288 * to try to initialize the sensor to detect its presence */
3289 sd->sensor = -1;
3290
3291 /* Test for 76xx */
3292 if (init_ov_sensor(sd, OV7xx0_SID) >= 0) {
3293 ov7xx0_configure(sd);
3294
3295 /* Test for 6xx0 */
3296 } else if (init_ov_sensor(sd, OV6xx0_SID) >= 0) {
3297 ov6xx0_configure(sd);
3298
3299 /* Test for 8xx0 */
3300 } else if (init_ov_sensor(sd, OV8xx0_SID) >= 0) {
3301 ov8xx0_configure(sd);
3302
3303 /* Test for 3xxx / 2xxx */
3304 } else if (init_ov_sensor(sd, OV_HIRES_SID) >= 0) {
3305 ov_hires_configure(sd);
3306 } else {
3307 gspca_err(gspca_dev, "Can't determine sensor slave IDs\n");
3308 goto error;
3309 }
3310
3311 if (sd->sensor < 0)
3312 goto error;
3313
3314 ov51x_led_control(sd, 0); /* turn LED off */
3315
3316 switch (sd->bridge) {
3317 case BRIDGE_OV511:
3318 case BRIDGE_OV511PLUS:
3319 if (sd->sif) {
3320 cam->cam_mode = ov511_sif_mode;
3321 cam->nmodes = ARRAY_SIZE(ov511_sif_mode);
3322 }
3323 break;
3324 case BRIDGE_OV518:
3325 case BRIDGE_OV518PLUS:
3326 if (sd->sif) {
3327 cam->cam_mode = ov518_sif_mode;
3328 cam->nmodes = ARRAY_SIZE(ov518_sif_mode);
3329 }
3330 break;
3331 case BRIDGE_OV519:
3332 if (sd->sif) {
3333 cam->cam_mode = ov519_sif_mode;
3334 cam->nmodes = ARRAY_SIZE(ov519_sif_mode);
3335 }
3336 break;
3337 case BRIDGE_OVFX2:
3338 switch (sd->sensor) {
3339 case SEN_OV2610:
3340 case SEN_OV2610AE:
3341 cam->cam_mode = ovfx2_ov2610_mode;
3342 cam->nmodes = ARRAY_SIZE(ovfx2_ov2610_mode);
3343 break;
3344 case SEN_OV3610:
3345 cam->cam_mode = ovfx2_ov3610_mode;
3346 cam->nmodes = ARRAY_SIZE(ovfx2_ov3610_mode);
3347 break;
3348 case SEN_OV9600:
3349 cam->cam_mode = ovfx2_ov9600_mode;
3350 cam->nmodes = ARRAY_SIZE(ovfx2_ov9600_mode);
3351 break;
3352 default:
3353 if (sd->sif) {
3354 cam->cam_mode = ov519_sif_mode;
3355 cam->nmodes = ARRAY_SIZE(ov519_sif_mode);
3356 }
3357 break;
3358 }
3359 break;
3360 case BRIDGE_W9968CF:
3361 if (sd->sif)
3362 cam->nmodes = ARRAY_SIZE(w9968cf_vga_mode) - 1;
3363
3364 /* w9968cf needs initialisation once the sensor is known */
3365 w9968cf_init(sd);
3366 break;
3367 }
3368
3369 /* initialize the sensor */
3370 switch (sd->sensor) {
3371 case SEN_OV2610:
3372 write_i2c_regvals(sd, norm_2610, ARRAY_SIZE(norm_2610));
3373
3374 /* Enable autogain, autoexpo, awb, bandfilter */
3375 i2c_w_mask(sd, 0x13, 0x27, 0x27);
3376 break;
3377 case SEN_OV2610AE:
3378 write_i2c_regvals(sd, norm_2610ae, ARRAY_SIZE(norm_2610ae));
3379
3380 /* enable autoexpo */
3381 i2c_w_mask(sd, 0x13, 0x05, 0x05);
3382 break;
3383 case SEN_OV3610:
3384 write_i2c_regvals(sd, norm_3620b, ARRAY_SIZE(norm_3620b));
3385
3386 /* Enable autogain, autoexpo, awb, bandfilter */
3387 i2c_w_mask(sd, 0x13, 0x27, 0x27);
3388 break;
3389 case SEN_OV6620:
3390 write_i2c_regvals(sd, norm_6x20, ARRAY_SIZE(norm_6x20));
3391 break;
3392 case SEN_OV6630:
3393 case SEN_OV66308AF:
3394 write_i2c_regvals(sd, norm_6x30, ARRAY_SIZE(norm_6x30));
3395 break;
3396 default:
3397 /* case SEN_OV7610: */
3398 /* case SEN_OV76BE: */
3399 write_i2c_regvals(sd, norm_7610, ARRAY_SIZE(norm_7610));
3400 i2c_w_mask(sd, 0x0e, 0x00, 0x40);
3401 break;
3402 case SEN_OV7620:
3403 case SEN_OV7620AE:
3404 write_i2c_regvals(sd, norm_7620, ARRAY_SIZE(norm_7620));
3405 break;
3406 case SEN_OV7640:
3407 case SEN_OV7648:
3408 write_i2c_regvals(sd, norm_7640, ARRAY_SIZE(norm_7640));
3409 break;
3410 case SEN_OV7660:
3411 i2c_w(sd, OV7670_R12_COM7, OV7670_COM7_RESET);
3412 msleep(14);
3413 reg_w(sd, OV519_R57_SNAPSHOT, 0x23);
3414 write_regvals(sd, init_519_ov7660,
3415 ARRAY_SIZE(init_519_ov7660));
3416 write_i2c_regvals(sd, norm_7660, ARRAY_SIZE(norm_7660));
3417 sd->gspca_dev.curr_mode = 1; /* 640x480 */
3418 ov519_set_mode(sd);
3419 ov519_set_fr(sd);
3420 sd_reset_snapshot(gspca_dev);
3421 ov51x_restart(sd);
3422 ov51x_stop(sd); /* not in win traces */
3423 ov51x_led_control(sd, 0);
3424 break;
3425 case SEN_OV7670:
3426 write_i2c_regvals(sd, norm_7670, ARRAY_SIZE(norm_7670));
3427 break;
3428 case SEN_OV8610:
3429 write_i2c_regvals(sd, norm_8610, ARRAY_SIZE(norm_8610));
3430 break;
3431 case SEN_OV9600:
3432 write_i2c_regvals(sd, norm_9600, ARRAY_SIZE(norm_9600));
3433
3434 /* enable autoexpo */
3435 /* i2c_w_mask(sd, 0x13, 0x05, 0x05); */
3436 break;
3437 }
3438 return gspca_dev->usb_err;
3439 error:
3440 gspca_err(gspca_dev, "OV519 Config failed\n");
3441 return -EINVAL;
3442 }
3443
3444 /* function called at start time before URB creation */
sd_isoc_init(struct gspca_dev * gspca_dev)3445 static int sd_isoc_init(struct gspca_dev *gspca_dev)
3446 {
3447 struct sd *sd = (struct sd *) gspca_dev;
3448
3449 switch (sd->bridge) {
3450 case BRIDGE_OVFX2:
3451 if (gspca_dev->pixfmt.width != 800)
3452 gspca_dev->cam.bulk_size = OVFX2_BULK_SIZE;
3453 else
3454 gspca_dev->cam.bulk_size = 7 * 4096;
3455 break;
3456 }
3457 return 0;
3458 }
3459
3460 /* Set up the OV511/OV511+ with the given image parameters.
3461 *
3462 * Do not put any sensor-specific code in here (including I2C I/O functions)
3463 */
ov511_mode_init_regs(struct sd * sd)3464 static void ov511_mode_init_regs(struct sd *sd)
3465 {
3466 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
3467 int hsegs, vsegs, packet_size, fps, needed;
3468 int interlaced = 0;
3469 struct usb_host_interface *alt;
3470 struct usb_interface *intf;
3471
3472 intf = usb_ifnum_to_if(sd->gspca_dev.dev, sd->gspca_dev.iface);
3473 alt = usb_altnum_to_altsetting(intf, sd->gspca_dev.alt);
3474 if (!alt) {
3475 gspca_err(gspca_dev, "Couldn't get altsetting\n");
3476 sd->gspca_dev.usb_err = -EIO;
3477 return;
3478 }
3479
3480 packet_size = le16_to_cpu(alt->endpoint[0].desc.wMaxPacketSize);
3481 reg_w(sd, R51x_FIFO_PSIZE, packet_size >> 5);
3482
3483 reg_w(sd, R511_CAM_UV_EN, 0x01);
3484 reg_w(sd, R511_SNAP_UV_EN, 0x01);
3485 reg_w(sd, R511_SNAP_OPTS, 0x03);
3486
3487 /* Here I'm assuming that snapshot size == image size.
3488 * I hope that's always true. --claudio
3489 */
3490 hsegs = (sd->gspca_dev.pixfmt.width >> 3) - 1;
3491 vsegs = (sd->gspca_dev.pixfmt.height >> 3) - 1;
3492
3493 reg_w(sd, R511_CAM_PXCNT, hsegs);
3494 reg_w(sd, R511_CAM_LNCNT, vsegs);
3495 reg_w(sd, R511_CAM_PXDIV, 0x00);
3496 reg_w(sd, R511_CAM_LNDIV, 0x00);
3497
3498 /* YUV420, low pass filter on */
3499 reg_w(sd, R511_CAM_OPTS, 0x03);
3500
3501 /* Snapshot additions */
3502 reg_w(sd, R511_SNAP_PXCNT, hsegs);
3503 reg_w(sd, R511_SNAP_LNCNT, vsegs);
3504 reg_w(sd, R511_SNAP_PXDIV, 0x00);
3505 reg_w(sd, R511_SNAP_LNDIV, 0x00);
3506
3507 /******** Set the framerate ********/
3508 if (frame_rate > 0)
3509 sd->frame_rate = frame_rate;
3510
3511 switch (sd->sensor) {
3512 case SEN_OV6620:
3513 /* No framerate control, doesn't like higher rates yet */
3514 sd->clockdiv = 3;
3515 break;
3516
3517 /* Note once the FIXME's in mode_init_ov_sensor_regs() are fixed
3518 for more sensors we need to do this for them too */
3519 case SEN_OV7620:
3520 case SEN_OV7620AE:
3521 case SEN_OV7640:
3522 case SEN_OV7648:
3523 case SEN_OV76BE:
3524 if (sd->gspca_dev.pixfmt.width == 320)
3525 interlaced = 1;
3526 /* Fall through */
3527 case SEN_OV6630:
3528 case SEN_OV7610:
3529 case SEN_OV7670:
3530 switch (sd->frame_rate) {
3531 case 30:
3532 case 25:
3533 /* Not enough bandwidth to do 640x480 @ 30 fps */
3534 if (sd->gspca_dev.pixfmt.width != 640) {
3535 sd->clockdiv = 0;
3536 break;
3537 }
3538 /* For 640x480 case */
3539 /* fall through */
3540 default:
3541 /* case 20: */
3542 /* case 15: */
3543 sd->clockdiv = 1;
3544 break;
3545 case 10:
3546 sd->clockdiv = 2;
3547 break;
3548 case 5:
3549 sd->clockdiv = 5;
3550 break;
3551 }
3552 if (interlaced) {
3553 sd->clockdiv = (sd->clockdiv + 1) * 2 - 1;
3554 /* Higher then 10 does not work */
3555 if (sd->clockdiv > 10)
3556 sd->clockdiv = 10;
3557 }
3558 break;
3559
3560 case SEN_OV8610:
3561 /* No framerate control ?? */
3562 sd->clockdiv = 0;
3563 break;
3564 }
3565
3566 /* Check if we have enough bandwidth to disable compression */
3567 fps = (interlaced ? 60 : 30) / (sd->clockdiv + 1) + 1;
3568 needed = fps * sd->gspca_dev.pixfmt.width *
3569 sd->gspca_dev.pixfmt.height * 3 / 2;
3570 /* 1000 isoc packets/sec */
3571 if (needed > 1000 * packet_size) {
3572 /* Enable Y and UV quantization and compression */
3573 reg_w(sd, R511_COMP_EN, 0x07);
3574 reg_w(sd, R511_COMP_LUT_EN, 0x03);
3575 } else {
3576 reg_w(sd, R511_COMP_EN, 0x06);
3577 reg_w(sd, R511_COMP_LUT_EN, 0x00);
3578 }
3579
3580 reg_w(sd, R51x_SYS_RESET, OV511_RESET_OMNICE);
3581 reg_w(sd, R51x_SYS_RESET, 0);
3582 }
3583
3584 /* Sets up the OV518/OV518+ with the given image parameters
3585 *
3586 * OV518 needs a completely different approach, until we can figure out what
3587 * the individual registers do. Also, only 15 FPS is supported now.
3588 *
3589 * Do not put any sensor-specific code in here (including I2C I/O functions)
3590 */
ov518_mode_init_regs(struct sd * sd)3591 static void ov518_mode_init_regs(struct sd *sd)
3592 {
3593 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
3594 int hsegs, vsegs, packet_size;
3595 struct usb_host_interface *alt;
3596 struct usb_interface *intf;
3597
3598 intf = usb_ifnum_to_if(sd->gspca_dev.dev, sd->gspca_dev.iface);
3599 alt = usb_altnum_to_altsetting(intf, sd->gspca_dev.alt);
3600 if (!alt) {
3601 gspca_err(gspca_dev, "Couldn't get altsetting\n");
3602 sd->gspca_dev.usb_err = -EIO;
3603 return;
3604 }
3605
3606 packet_size = le16_to_cpu(alt->endpoint[0].desc.wMaxPacketSize);
3607 ov518_reg_w32(sd, R51x_FIFO_PSIZE, packet_size & ~7, 2);
3608
3609 /******** Set the mode ********/
3610 reg_w(sd, 0x2b, 0);
3611 reg_w(sd, 0x2c, 0);
3612 reg_w(sd, 0x2d, 0);
3613 reg_w(sd, 0x2e, 0);
3614 reg_w(sd, 0x3b, 0);
3615 reg_w(sd, 0x3c, 0);
3616 reg_w(sd, 0x3d, 0);
3617 reg_w(sd, 0x3e, 0);
3618
3619 if (sd->bridge == BRIDGE_OV518) {
3620 /* Set 8-bit (YVYU) input format */
3621 reg_w_mask(sd, 0x20, 0x08, 0x08);
3622
3623 /* Set 12-bit (4:2:0) output format */
3624 reg_w_mask(sd, 0x28, 0x80, 0xf0);
3625 reg_w_mask(sd, 0x38, 0x80, 0xf0);
3626 } else {
3627 reg_w(sd, 0x28, 0x80);
3628 reg_w(sd, 0x38, 0x80);
3629 }
3630
3631 hsegs = sd->gspca_dev.pixfmt.width / 16;
3632 vsegs = sd->gspca_dev.pixfmt.height / 4;
3633
3634 reg_w(sd, 0x29, hsegs);
3635 reg_w(sd, 0x2a, vsegs);
3636
3637 reg_w(sd, 0x39, hsegs);
3638 reg_w(sd, 0x3a, vsegs);
3639
3640 /* Windows driver does this here; who knows why */
3641 reg_w(sd, 0x2f, 0x80);
3642
3643 /******** Set the framerate ********/
3644 if (sd->bridge == BRIDGE_OV518PLUS && sd->revision == 0 &&
3645 sd->sensor == SEN_OV7620AE)
3646 sd->clockdiv = 0;
3647 else
3648 sd->clockdiv = 1;
3649
3650 /* Mode independent, but framerate dependent, regs */
3651 /* 0x51: Clock divider; Only works on some cams which use 2 crystals */
3652 reg_w(sd, 0x51, 0x04);
3653 reg_w(sd, 0x22, 0x18);
3654 reg_w(sd, 0x23, 0xff);
3655
3656 if (sd->bridge == BRIDGE_OV518PLUS) {
3657 switch (sd->sensor) {
3658 case SEN_OV7620AE:
3659 /*
3660 * HdG: 640x480 needs special handling on device
3661 * revision 2, we check for device revison > 0 to
3662 * avoid regressions, as we don't know the correct
3663 * thing todo for revision 1.
3664 *
3665 * Also this likely means we don't need to
3666 * differentiate between the OV7620 and OV7620AE,
3667 * earlier testing hitting this same problem likely
3668 * happened to be with revision < 2 cams using an
3669 * OV7620 and revision 2 cams using an OV7620AE.
3670 */
3671 if (sd->revision > 0 &&
3672 sd->gspca_dev.pixfmt.width == 640) {
3673 reg_w(sd, 0x20, 0x60);
3674 reg_w(sd, 0x21, 0x1f);
3675 } else {
3676 reg_w(sd, 0x20, 0x00);
3677 reg_w(sd, 0x21, 0x19);
3678 }
3679 break;
3680 case SEN_OV7620:
3681 reg_w(sd, 0x20, 0x00);
3682 reg_w(sd, 0x21, 0x19);
3683 break;
3684 default:
3685 reg_w(sd, 0x21, 0x19);
3686 }
3687 } else
3688 reg_w(sd, 0x71, 0x17); /* Compression-related? */
3689
3690 /* FIXME: Sensor-specific */
3691 /* Bit 5 is what matters here. Of course, it is "reserved" */
3692 i2c_w(sd, 0x54, 0x23);
3693
3694 reg_w(sd, 0x2f, 0x80);
3695
3696 if (sd->bridge == BRIDGE_OV518PLUS) {
3697 reg_w(sd, 0x24, 0x94);
3698 reg_w(sd, 0x25, 0x90);
3699 ov518_reg_w32(sd, 0xc4, 400, 2); /* 190h */
3700 ov518_reg_w32(sd, 0xc6, 540, 2); /* 21ch */
3701 ov518_reg_w32(sd, 0xc7, 540, 2); /* 21ch */
3702 ov518_reg_w32(sd, 0xc8, 108, 2); /* 6ch */
3703 ov518_reg_w32(sd, 0xca, 131098, 3); /* 2001ah */
3704 ov518_reg_w32(sd, 0xcb, 532, 2); /* 214h */
3705 ov518_reg_w32(sd, 0xcc, 2400, 2); /* 960h */
3706 ov518_reg_w32(sd, 0xcd, 32, 2); /* 20h */
3707 ov518_reg_w32(sd, 0xce, 608, 2); /* 260h */
3708 } else {
3709 reg_w(sd, 0x24, 0x9f);
3710 reg_w(sd, 0x25, 0x90);
3711 ov518_reg_w32(sd, 0xc4, 400, 2); /* 190h */
3712 ov518_reg_w32(sd, 0xc6, 381, 2); /* 17dh */
3713 ov518_reg_w32(sd, 0xc7, 381, 2); /* 17dh */
3714 ov518_reg_w32(sd, 0xc8, 128, 2); /* 80h */
3715 ov518_reg_w32(sd, 0xca, 183331, 3); /* 2cc23h */
3716 ov518_reg_w32(sd, 0xcb, 746, 2); /* 2eah */
3717 ov518_reg_w32(sd, 0xcc, 1750, 2); /* 6d6h */
3718 ov518_reg_w32(sd, 0xcd, 45, 2); /* 2dh */
3719 ov518_reg_w32(sd, 0xce, 851, 2); /* 353h */
3720 }
3721
3722 reg_w(sd, 0x2f, 0x80);
3723 }
3724
3725 /* Sets up the OV519 with the given image parameters
3726 *
3727 * OV519 needs a completely different approach, until we can figure out what
3728 * the individual registers do.
3729 *
3730 * Do not put any sensor-specific code in here (including I2C I/O functions)
3731 */
ov519_mode_init_regs(struct sd * sd)3732 static void ov519_mode_init_regs(struct sd *sd)
3733 {
3734 static const struct ov_regvals mode_init_519_ov7670[] = {
3735 { 0x5d, 0x03 }, /* Turn off suspend mode */
3736 { 0x53, 0x9f }, /* was 9b in 1.65-1.08 */
3737 { OV519_R54_EN_CLK1, 0x0f }, /* bit2 (jpeg enable) */
3738 { 0xa2, 0x20 }, /* a2-a5 are undocumented */
3739 { 0xa3, 0x18 },
3740 { 0xa4, 0x04 },
3741 { 0xa5, 0x28 },
3742 { 0x37, 0x00 }, /* SetUsbInit */
3743 { 0x55, 0x02 }, /* 4.096 Mhz audio clock */
3744 /* Enable both fields, YUV Input, disable defect comp (why?) */
3745 { 0x20, 0x0c },
3746 { 0x21, 0x38 },
3747 { 0x22, 0x1d },
3748 { 0x17, 0x50 }, /* undocumented */
3749 { 0x37, 0x00 }, /* undocumented */
3750 { 0x40, 0xff }, /* I2C timeout counter */
3751 { 0x46, 0x00 }, /* I2C clock prescaler */
3752 { 0x59, 0x04 }, /* new from windrv 090403 */
3753 { 0xff, 0x00 }, /* undocumented */
3754 /* windows reads 0x55 at this point, why? */
3755 };
3756
3757 static const struct ov_regvals mode_init_519[] = {
3758 { 0x5d, 0x03 }, /* Turn off suspend mode */
3759 { 0x53, 0x9f }, /* was 9b in 1.65-1.08 */
3760 { OV519_R54_EN_CLK1, 0x0f }, /* bit2 (jpeg enable) */
3761 { 0xa2, 0x20 }, /* a2-a5 are undocumented */
3762 { 0xa3, 0x18 },
3763 { 0xa4, 0x04 },
3764 { 0xa5, 0x28 },
3765 { 0x37, 0x00 }, /* SetUsbInit */
3766 { 0x55, 0x02 }, /* 4.096 Mhz audio clock */
3767 /* Enable both fields, YUV Input, disable defect comp (why?) */
3768 { 0x22, 0x1d },
3769 { 0x17, 0x50 }, /* undocumented */
3770 { 0x37, 0x00 }, /* undocumented */
3771 { 0x40, 0xff }, /* I2C timeout counter */
3772 { 0x46, 0x00 }, /* I2C clock prescaler */
3773 { 0x59, 0x04 }, /* new from windrv 090403 */
3774 { 0xff, 0x00 }, /* undocumented */
3775 /* windows reads 0x55 at this point, why? */
3776 };
3777
3778 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
3779
3780 /******** Set the mode ********/
3781 switch (sd->sensor) {
3782 default:
3783 write_regvals(sd, mode_init_519, ARRAY_SIZE(mode_init_519));
3784 if (sd->sensor == SEN_OV7640 ||
3785 sd->sensor == SEN_OV7648) {
3786 /* Select 8-bit input mode */
3787 reg_w_mask(sd, OV519_R20_DFR, 0x10, 0x10);
3788 }
3789 break;
3790 case SEN_OV7660:
3791 return; /* done by ov519_set_mode/fr() */
3792 case SEN_OV7670:
3793 write_regvals(sd, mode_init_519_ov7670,
3794 ARRAY_SIZE(mode_init_519_ov7670));
3795 break;
3796 }
3797
3798 reg_w(sd, OV519_R10_H_SIZE, sd->gspca_dev.pixfmt.width >> 4);
3799 reg_w(sd, OV519_R11_V_SIZE, sd->gspca_dev.pixfmt.height >> 3);
3800 if (sd->sensor == SEN_OV7670 &&
3801 sd->gspca_dev.cam.cam_mode[sd->gspca_dev.curr_mode].priv)
3802 reg_w(sd, OV519_R12_X_OFFSETL, 0x04);
3803 else if (sd->sensor == SEN_OV7648 &&
3804 sd->gspca_dev.cam.cam_mode[sd->gspca_dev.curr_mode].priv)
3805 reg_w(sd, OV519_R12_X_OFFSETL, 0x01);
3806 else
3807 reg_w(sd, OV519_R12_X_OFFSETL, 0x00);
3808 reg_w(sd, OV519_R13_X_OFFSETH, 0x00);
3809 reg_w(sd, OV519_R14_Y_OFFSETL, 0x00);
3810 reg_w(sd, OV519_R15_Y_OFFSETH, 0x00);
3811 reg_w(sd, OV519_R16_DIVIDER, 0x00);
3812 reg_w(sd, OV519_R25_FORMAT, 0x03); /* YUV422 */
3813 reg_w(sd, 0x26, 0x00); /* Undocumented */
3814
3815 /******** Set the framerate ********/
3816 if (frame_rate > 0)
3817 sd->frame_rate = frame_rate;
3818
3819 /* FIXME: These are only valid at the max resolution. */
3820 sd->clockdiv = 0;
3821 switch (sd->sensor) {
3822 case SEN_OV7640:
3823 case SEN_OV7648:
3824 switch (sd->frame_rate) {
3825 default:
3826 /* case 30: */
3827 reg_w(sd, 0xa4, 0x0c);
3828 reg_w(sd, 0x23, 0xff);
3829 break;
3830 case 25:
3831 reg_w(sd, 0xa4, 0x0c);
3832 reg_w(sd, 0x23, 0x1f);
3833 break;
3834 case 20:
3835 reg_w(sd, 0xa4, 0x0c);
3836 reg_w(sd, 0x23, 0x1b);
3837 break;
3838 case 15:
3839 reg_w(sd, 0xa4, 0x04);
3840 reg_w(sd, 0x23, 0xff);
3841 sd->clockdiv = 1;
3842 break;
3843 case 10:
3844 reg_w(sd, 0xa4, 0x04);
3845 reg_w(sd, 0x23, 0x1f);
3846 sd->clockdiv = 1;
3847 break;
3848 case 5:
3849 reg_w(sd, 0xa4, 0x04);
3850 reg_w(sd, 0x23, 0x1b);
3851 sd->clockdiv = 1;
3852 break;
3853 }
3854 break;
3855 case SEN_OV8610:
3856 switch (sd->frame_rate) {
3857 default: /* 15 fps */
3858 /* case 15: */
3859 reg_w(sd, 0xa4, 0x06);
3860 reg_w(sd, 0x23, 0xff);
3861 break;
3862 case 10:
3863 reg_w(sd, 0xa4, 0x06);
3864 reg_w(sd, 0x23, 0x1f);
3865 break;
3866 case 5:
3867 reg_w(sd, 0xa4, 0x06);
3868 reg_w(sd, 0x23, 0x1b);
3869 break;
3870 }
3871 break;
3872 case SEN_OV7670: /* guesses, based on 7640 */
3873 gspca_dbg(gspca_dev, D_STREAM, "Setting framerate to %d fps\n",
3874 (sd->frame_rate == 0) ? 15 : sd->frame_rate);
3875 reg_w(sd, 0xa4, 0x10);
3876 switch (sd->frame_rate) {
3877 case 30:
3878 reg_w(sd, 0x23, 0xff);
3879 break;
3880 case 20:
3881 reg_w(sd, 0x23, 0x1b);
3882 break;
3883 default:
3884 /* case 15: */
3885 reg_w(sd, 0x23, 0xff);
3886 sd->clockdiv = 1;
3887 break;
3888 }
3889 break;
3890 }
3891 }
3892
mode_init_ov_sensor_regs(struct sd * sd)3893 static void mode_init_ov_sensor_regs(struct sd *sd)
3894 {
3895 struct gspca_dev *gspca_dev = (struct gspca_dev *)sd;
3896 int qvga, xstart, xend, ystart, yend;
3897 u8 v;
3898
3899 qvga = gspca_dev->cam.cam_mode[gspca_dev->curr_mode].priv & 1;
3900
3901 /******** Mode (VGA/QVGA) and sensor specific regs ********/
3902 switch (sd->sensor) {
3903 case SEN_OV2610:
3904 i2c_w_mask(sd, 0x14, qvga ? 0x20 : 0x00, 0x20);
3905 i2c_w_mask(sd, 0x28, qvga ? 0x00 : 0x20, 0x20);
3906 i2c_w(sd, 0x24, qvga ? 0x20 : 0x3a);
3907 i2c_w(sd, 0x25, qvga ? 0x30 : 0x60);
3908 i2c_w_mask(sd, 0x2d, qvga ? 0x40 : 0x00, 0x40);
3909 i2c_w_mask(sd, 0x67, qvga ? 0xf0 : 0x90, 0xf0);
3910 i2c_w_mask(sd, 0x74, qvga ? 0x20 : 0x00, 0x20);
3911 return;
3912 case SEN_OV2610AE: {
3913 u8 v;
3914
3915 /* frame rates:
3916 * 10fps / 5 fps for 1600x1200
3917 * 40fps / 20fps for 800x600
3918 */
3919 v = 80;
3920 if (qvga) {
3921 if (sd->frame_rate < 25)
3922 v = 0x81;
3923 } else {
3924 if (sd->frame_rate < 10)
3925 v = 0x81;
3926 }
3927 i2c_w(sd, 0x11, v);
3928 i2c_w(sd, 0x12, qvga ? 0x60 : 0x20);
3929 return;
3930 }
3931 case SEN_OV3610:
3932 if (qvga) {
3933 xstart = (1040 - gspca_dev->pixfmt.width) / 2 +
3934 (0x1f << 4);
3935 ystart = (776 - gspca_dev->pixfmt.height) / 2;
3936 } else {
3937 xstart = (2076 - gspca_dev->pixfmt.width) / 2 +
3938 (0x10 << 4);
3939 ystart = (1544 - gspca_dev->pixfmt.height) / 2;
3940 }
3941 xend = xstart + gspca_dev->pixfmt.width;
3942 yend = ystart + gspca_dev->pixfmt.height;
3943 /* Writing to the COMH register resets the other windowing regs
3944 to their default values, so we must do this first. */
3945 i2c_w_mask(sd, 0x12, qvga ? 0x40 : 0x00, 0xf0);
3946 i2c_w_mask(sd, 0x32,
3947 (((xend >> 1) & 7) << 3) | ((xstart >> 1) & 7),
3948 0x3f);
3949 i2c_w_mask(sd, 0x03,
3950 (((yend >> 1) & 3) << 2) | ((ystart >> 1) & 3),
3951 0x0f);
3952 i2c_w(sd, 0x17, xstart >> 4);
3953 i2c_w(sd, 0x18, xend >> 4);
3954 i2c_w(sd, 0x19, ystart >> 3);
3955 i2c_w(sd, 0x1a, yend >> 3);
3956 return;
3957 case SEN_OV8610:
3958 /* For OV8610 qvga means qsvga */
3959 i2c_w_mask(sd, OV7610_REG_COM_C, qvga ? (1 << 5) : 0, 1 << 5);
3960 i2c_w_mask(sd, 0x13, 0x00, 0x20); /* Select 16 bit data bus */
3961 i2c_w_mask(sd, 0x12, 0x04, 0x06); /* AWB: 1 Test pattern: 0 */
3962 i2c_w_mask(sd, 0x2d, 0x00, 0x40); /* from windrv 090403 */
3963 i2c_w_mask(sd, 0x28, 0x20, 0x20); /* progressive mode on */
3964 break;
3965 case SEN_OV7610:
3966 i2c_w_mask(sd, 0x14, qvga ? 0x20 : 0x00, 0x20);
3967 i2c_w(sd, 0x35, qvga ? 0x1e : 0x9e);
3968 i2c_w_mask(sd, 0x13, 0x00, 0x20); /* Select 16 bit data bus */
3969 i2c_w_mask(sd, 0x12, 0x04, 0x06); /* AWB: 1 Test pattern: 0 */
3970 break;
3971 case SEN_OV7620:
3972 case SEN_OV7620AE:
3973 case SEN_OV76BE:
3974 i2c_w_mask(sd, 0x14, qvga ? 0x20 : 0x00, 0x20);
3975 i2c_w_mask(sd, 0x28, qvga ? 0x00 : 0x20, 0x20);
3976 i2c_w(sd, 0x24, qvga ? 0x20 : 0x3a);
3977 i2c_w(sd, 0x25, qvga ? 0x30 : 0x60);
3978 i2c_w_mask(sd, 0x2d, qvga ? 0x40 : 0x00, 0x40);
3979 i2c_w_mask(sd, 0x67, qvga ? 0xb0 : 0x90, 0xf0);
3980 i2c_w_mask(sd, 0x74, qvga ? 0x20 : 0x00, 0x20);
3981 i2c_w_mask(sd, 0x13, 0x00, 0x20); /* Select 16 bit data bus */
3982 i2c_w_mask(sd, 0x12, 0x04, 0x06); /* AWB: 1 Test pattern: 0 */
3983 if (sd->sensor == SEN_OV76BE)
3984 i2c_w(sd, 0x35, qvga ? 0x1e : 0x9e);
3985 break;
3986 case SEN_OV7640:
3987 case SEN_OV7648:
3988 i2c_w_mask(sd, 0x14, qvga ? 0x20 : 0x00, 0x20);
3989 i2c_w_mask(sd, 0x28, qvga ? 0x00 : 0x20, 0x20);
3990 /* Setting this undocumented bit in qvga mode removes a very
3991 annoying vertical shaking of the image */
3992 i2c_w_mask(sd, 0x2d, qvga ? 0x40 : 0x00, 0x40);
3993 /* Unknown */
3994 i2c_w_mask(sd, 0x67, qvga ? 0xf0 : 0x90, 0xf0);
3995 /* Allow higher automatic gain (to allow higher framerates) */
3996 i2c_w_mask(sd, 0x74, qvga ? 0x20 : 0x00, 0x20);
3997 i2c_w_mask(sd, 0x12, 0x04, 0x04); /* AWB: 1 */
3998 break;
3999 case SEN_OV7670:
4000 /* set COM7_FMT_VGA or COM7_FMT_QVGA
4001 * do we need to set anything else?
4002 * HSTART etc are set in set_ov_sensor_window itself */
4003 i2c_w_mask(sd, OV7670_R12_COM7,
4004 qvga ? OV7670_COM7_FMT_QVGA : OV7670_COM7_FMT_VGA,
4005 OV7670_COM7_FMT_MASK);
4006 i2c_w_mask(sd, 0x13, 0x00, 0x20); /* Select 16 bit data bus */
4007 i2c_w_mask(sd, OV7670_R13_COM8, OV7670_COM8_AWB,
4008 OV7670_COM8_AWB);
4009 if (qvga) { /* QVGA from ov7670.c by
4010 * Jonathan Corbet */
4011 xstart = 164;
4012 xend = 28;
4013 ystart = 14;
4014 yend = 494;
4015 } else { /* VGA */
4016 xstart = 158;
4017 xend = 14;
4018 ystart = 10;
4019 yend = 490;
4020 }
4021 /* OV7670 hardware window registers are split across
4022 * multiple locations */
4023 i2c_w(sd, OV7670_R17_HSTART, xstart >> 3);
4024 i2c_w(sd, OV7670_R18_HSTOP, xend >> 3);
4025 v = i2c_r(sd, OV7670_R32_HREF);
4026 v = (v & 0xc0) | ((xend & 0x7) << 3) | (xstart & 0x07);
4027 msleep(10); /* need to sleep between read and write to
4028 * same reg! */
4029 i2c_w(sd, OV7670_R32_HREF, v);
4030
4031 i2c_w(sd, OV7670_R19_VSTART, ystart >> 2);
4032 i2c_w(sd, OV7670_R1A_VSTOP, yend >> 2);
4033 v = i2c_r(sd, OV7670_R03_VREF);
4034 v = (v & 0xc0) | ((yend & 0x3) << 2) | (ystart & 0x03);
4035 msleep(10); /* need to sleep between read and write to
4036 * same reg! */
4037 i2c_w(sd, OV7670_R03_VREF, v);
4038 break;
4039 case SEN_OV6620:
4040 i2c_w_mask(sd, 0x14, qvga ? 0x20 : 0x00, 0x20);
4041 i2c_w_mask(sd, 0x13, 0x00, 0x20); /* Select 16 bit data bus */
4042 i2c_w_mask(sd, 0x12, 0x04, 0x06); /* AWB: 1 Test pattern: 0 */
4043 break;
4044 case SEN_OV6630:
4045 case SEN_OV66308AF:
4046 i2c_w_mask(sd, 0x14, qvga ? 0x20 : 0x00, 0x20);
4047 i2c_w_mask(sd, 0x12, 0x04, 0x06); /* AWB: 1 Test pattern: 0 */
4048 break;
4049 case SEN_OV9600: {
4050 const struct ov_i2c_regvals *vals;
4051 static const struct ov_i2c_regvals sxga_15[] = {
4052 {0x11, 0x80}, {0x14, 0x3e}, {0x24, 0x85}, {0x25, 0x75}
4053 };
4054 static const struct ov_i2c_regvals sxga_7_5[] = {
4055 {0x11, 0x81}, {0x14, 0x3e}, {0x24, 0x85}, {0x25, 0x75}
4056 };
4057 static const struct ov_i2c_regvals vga_30[] = {
4058 {0x11, 0x81}, {0x14, 0x7e}, {0x24, 0x70}, {0x25, 0x60}
4059 };
4060 static const struct ov_i2c_regvals vga_15[] = {
4061 {0x11, 0x83}, {0x14, 0x3e}, {0x24, 0x80}, {0x25, 0x70}
4062 };
4063
4064 /* frame rates:
4065 * 15fps / 7.5 fps for 1280x1024
4066 * 30fps / 15fps for 640x480
4067 */
4068 i2c_w_mask(sd, 0x12, qvga ? 0x40 : 0x00, 0x40);
4069 if (qvga)
4070 vals = sd->frame_rate < 30 ? vga_15 : vga_30;
4071 else
4072 vals = sd->frame_rate < 15 ? sxga_7_5 : sxga_15;
4073 write_i2c_regvals(sd, vals, ARRAY_SIZE(sxga_15));
4074 return;
4075 }
4076 default:
4077 return;
4078 }
4079
4080 /******** Clock programming ********/
4081 i2c_w(sd, 0x11, sd->clockdiv);
4082 }
4083
4084 /* this function works for bridge ov519 and sensors ov7660 and ov7670 only */
sethvflip(struct gspca_dev * gspca_dev,s32 hflip,s32 vflip)4085 static void sethvflip(struct gspca_dev *gspca_dev, s32 hflip, s32 vflip)
4086 {
4087 struct sd *sd = (struct sd *) gspca_dev;
4088
4089 if (sd->gspca_dev.streaming)
4090 reg_w(sd, OV519_R51_RESET1, 0x0f); /* block stream */
4091 i2c_w_mask(sd, OV7670_R1E_MVFP,
4092 OV7670_MVFP_MIRROR * hflip | OV7670_MVFP_VFLIP * vflip,
4093 OV7670_MVFP_MIRROR | OV7670_MVFP_VFLIP);
4094 if (sd->gspca_dev.streaming)
4095 reg_w(sd, OV519_R51_RESET1, 0x00); /* restart stream */
4096 }
4097
set_ov_sensor_window(struct sd * sd)4098 static void set_ov_sensor_window(struct sd *sd)
4099 {
4100 struct gspca_dev *gspca_dev;
4101 int qvga, crop;
4102 int hwsbase, hwebase, vwsbase, vwebase, hwscale, vwscale;
4103
4104 /* mode setup is fully handled in mode_init_ov_sensor_regs for these */
4105 switch (sd->sensor) {
4106 case SEN_OV2610:
4107 case SEN_OV2610AE:
4108 case SEN_OV3610:
4109 case SEN_OV7670:
4110 case SEN_OV9600:
4111 mode_init_ov_sensor_regs(sd);
4112 return;
4113 case SEN_OV7660:
4114 ov519_set_mode(sd);
4115 ov519_set_fr(sd);
4116 return;
4117 }
4118
4119 gspca_dev = &sd->gspca_dev;
4120 qvga = gspca_dev->cam.cam_mode[gspca_dev->curr_mode].priv & 1;
4121 crop = gspca_dev->cam.cam_mode[gspca_dev->curr_mode].priv & 2;
4122
4123 /* The different sensor ICs handle setting up of window differently.
4124 * IF YOU SET IT WRONG, YOU WILL GET ALL ZERO ISOC DATA FROM OV51x!! */
4125 switch (sd->sensor) {
4126 case SEN_OV8610:
4127 hwsbase = 0x1e;
4128 hwebase = 0x1e;
4129 vwsbase = 0x02;
4130 vwebase = 0x02;
4131 break;
4132 case SEN_OV7610:
4133 case SEN_OV76BE:
4134 hwsbase = 0x38;
4135 hwebase = 0x3a;
4136 vwsbase = vwebase = 0x05;
4137 break;
4138 case SEN_OV6620:
4139 case SEN_OV6630:
4140 case SEN_OV66308AF:
4141 hwsbase = 0x38;
4142 hwebase = 0x3a;
4143 vwsbase = 0x05;
4144 vwebase = 0x06;
4145 if (sd->sensor == SEN_OV66308AF && qvga)
4146 /* HDG: this fixes U and V getting swapped */
4147 hwsbase++;
4148 if (crop) {
4149 hwsbase += 8;
4150 hwebase += 8;
4151 vwsbase += 11;
4152 vwebase += 11;
4153 }
4154 break;
4155 case SEN_OV7620:
4156 case SEN_OV7620AE:
4157 hwsbase = 0x2f; /* From 7620.SET (spec is wrong) */
4158 hwebase = 0x2f;
4159 vwsbase = vwebase = 0x05;
4160 break;
4161 case SEN_OV7640:
4162 case SEN_OV7648:
4163 hwsbase = 0x1a;
4164 hwebase = 0x1a;
4165 vwsbase = vwebase = 0x03;
4166 break;
4167 default:
4168 return;
4169 }
4170
4171 switch (sd->sensor) {
4172 case SEN_OV6620:
4173 case SEN_OV6630:
4174 case SEN_OV66308AF:
4175 if (qvga) { /* QCIF */
4176 hwscale = 0;
4177 vwscale = 0;
4178 } else { /* CIF */
4179 hwscale = 1;
4180 vwscale = 1; /* The datasheet says 0;
4181 * it's wrong */
4182 }
4183 break;
4184 case SEN_OV8610:
4185 if (qvga) { /* QSVGA */
4186 hwscale = 1;
4187 vwscale = 1;
4188 } else { /* SVGA */
4189 hwscale = 2;
4190 vwscale = 2;
4191 }
4192 break;
4193 default: /* SEN_OV7xx0 */
4194 if (qvga) { /* QVGA */
4195 hwscale = 1;
4196 vwscale = 0;
4197 } else { /* VGA */
4198 hwscale = 2;
4199 vwscale = 1;
4200 }
4201 }
4202
4203 mode_init_ov_sensor_regs(sd);
4204
4205 i2c_w(sd, 0x17, hwsbase);
4206 i2c_w(sd, 0x18, hwebase + (sd->sensor_width >> hwscale));
4207 i2c_w(sd, 0x19, vwsbase);
4208 i2c_w(sd, 0x1a, vwebase + (sd->sensor_height >> vwscale));
4209 }
4210
4211 /* -- start the camera -- */
sd_start(struct gspca_dev * gspca_dev)4212 static int sd_start(struct gspca_dev *gspca_dev)
4213 {
4214 struct sd *sd = (struct sd *) gspca_dev;
4215
4216 /* Default for most bridges, allow bridge_mode_init_regs to override */
4217 sd->sensor_width = sd->gspca_dev.pixfmt.width;
4218 sd->sensor_height = sd->gspca_dev.pixfmt.height;
4219
4220 switch (sd->bridge) {
4221 case BRIDGE_OV511:
4222 case BRIDGE_OV511PLUS:
4223 ov511_mode_init_regs(sd);
4224 break;
4225 case BRIDGE_OV518:
4226 case BRIDGE_OV518PLUS:
4227 ov518_mode_init_regs(sd);
4228 break;
4229 case BRIDGE_OV519:
4230 ov519_mode_init_regs(sd);
4231 break;
4232 /* case BRIDGE_OVFX2: nothing to do */
4233 case BRIDGE_W9968CF:
4234 w9968cf_mode_init_regs(sd);
4235 break;
4236 }
4237
4238 set_ov_sensor_window(sd);
4239
4240 /* Force clear snapshot state in case the snapshot button was
4241 pressed while we weren't streaming */
4242 sd->snapshot_needs_reset = 1;
4243 sd_reset_snapshot(gspca_dev);
4244
4245 sd->first_frame = 3;
4246
4247 ov51x_restart(sd);
4248 ov51x_led_control(sd, 1);
4249 return gspca_dev->usb_err;
4250 }
4251
sd_stopN(struct gspca_dev * gspca_dev)4252 static void sd_stopN(struct gspca_dev *gspca_dev)
4253 {
4254 struct sd *sd = (struct sd *) gspca_dev;
4255
4256 ov51x_stop(sd);
4257 ov51x_led_control(sd, 0);
4258 }
4259
sd_stop0(struct gspca_dev * gspca_dev)4260 static void sd_stop0(struct gspca_dev *gspca_dev)
4261 {
4262 struct sd *sd = (struct sd *) gspca_dev;
4263
4264 if (!sd->gspca_dev.present)
4265 return;
4266 if (sd->bridge == BRIDGE_W9968CF)
4267 w9968cf_stop0(sd);
4268
4269 #if IS_ENABLED(CONFIG_INPUT)
4270 /* If the last button state is pressed, release it now! */
4271 if (sd->snapshot_pressed) {
4272 input_report_key(gspca_dev->input_dev, KEY_CAMERA, 0);
4273 input_sync(gspca_dev->input_dev);
4274 sd->snapshot_pressed = 0;
4275 }
4276 #endif
4277 if (sd->bridge == BRIDGE_OV519)
4278 reg_w(sd, OV519_R57_SNAPSHOT, 0x23);
4279 }
4280
ov51x_handle_button(struct gspca_dev * gspca_dev,u8 state)4281 static void ov51x_handle_button(struct gspca_dev *gspca_dev, u8 state)
4282 {
4283 struct sd *sd = (struct sd *) gspca_dev;
4284
4285 if (sd->snapshot_pressed != state) {
4286 #if IS_ENABLED(CONFIG_INPUT)
4287 input_report_key(gspca_dev->input_dev, KEY_CAMERA, state);
4288 input_sync(gspca_dev->input_dev);
4289 #endif
4290 if (state)
4291 sd->snapshot_needs_reset = 1;
4292
4293 sd->snapshot_pressed = state;
4294 } else {
4295 /* On the ov511 / ov519 we need to reset the button state
4296 multiple times, as resetting does not work as long as the
4297 button stays pressed */
4298 switch (sd->bridge) {
4299 case BRIDGE_OV511:
4300 case BRIDGE_OV511PLUS:
4301 case BRIDGE_OV519:
4302 if (state)
4303 sd->snapshot_needs_reset = 1;
4304 break;
4305 }
4306 }
4307 }
4308
ov511_pkt_scan(struct gspca_dev * gspca_dev,u8 * in,int len)4309 static void ov511_pkt_scan(struct gspca_dev *gspca_dev,
4310 u8 *in, /* isoc packet */
4311 int len) /* iso packet length */
4312 {
4313 struct sd *sd = (struct sd *) gspca_dev;
4314
4315 /* SOF/EOF packets have 1st to 8th bytes zeroed and the 9th
4316 * byte non-zero. The EOF packet has image width/height in the
4317 * 10th and 11th bytes. The 9th byte is given as follows:
4318 *
4319 * bit 7: EOF
4320 * 6: compression enabled
4321 * 5: 422/420/400 modes
4322 * 4: 422/420/400 modes
4323 * 3: 1
4324 * 2: snapshot button on
4325 * 1: snapshot frame
4326 * 0: even/odd field
4327 */
4328 if (!(in[0] | in[1] | in[2] | in[3] | in[4] | in[5] | in[6] | in[7]) &&
4329 (in[8] & 0x08)) {
4330 ov51x_handle_button(gspca_dev, (in[8] >> 2) & 1);
4331 if (in[8] & 0x80) {
4332 /* Frame end */
4333 if ((in[9] + 1) * 8 != gspca_dev->pixfmt.width ||
4334 (in[10] + 1) * 8 != gspca_dev->pixfmt.height) {
4335 gspca_err(gspca_dev, "Invalid frame size, got: %dx%d, requested: %dx%d\n",
4336 (in[9] + 1) * 8, (in[10] + 1) * 8,
4337 gspca_dev->pixfmt.width,
4338 gspca_dev->pixfmt.height);
4339 gspca_dev->last_packet_type = DISCARD_PACKET;
4340 return;
4341 }
4342 /* Add 11 byte footer to frame, might be useful */
4343 gspca_frame_add(gspca_dev, LAST_PACKET, in, 11);
4344 return;
4345 } else {
4346 /* Frame start */
4347 gspca_frame_add(gspca_dev, FIRST_PACKET, in, 0);
4348 sd->packet_nr = 0;
4349 }
4350 }
4351
4352 /* Ignore the packet number */
4353 len--;
4354
4355 /* intermediate packet */
4356 gspca_frame_add(gspca_dev, INTER_PACKET, in, len);
4357 }
4358
ov518_pkt_scan(struct gspca_dev * gspca_dev,u8 * data,int len)4359 static void ov518_pkt_scan(struct gspca_dev *gspca_dev,
4360 u8 *data, /* isoc packet */
4361 int len) /* iso packet length */
4362 {
4363 struct sd *sd = (struct sd *) gspca_dev;
4364
4365 /* A false positive here is likely, until OVT gives me
4366 * the definitive SOF/EOF format */
4367 if ((!(data[0] | data[1] | data[2] | data[3] | data[5])) && data[6]) {
4368 ov51x_handle_button(gspca_dev, (data[6] >> 1) & 1);
4369 gspca_frame_add(gspca_dev, LAST_PACKET, NULL, 0);
4370 gspca_frame_add(gspca_dev, FIRST_PACKET, NULL, 0);
4371 sd->packet_nr = 0;
4372 }
4373
4374 if (gspca_dev->last_packet_type == DISCARD_PACKET)
4375 return;
4376
4377 /* Does this device use packet numbers ? */
4378 if (len & 7) {
4379 len--;
4380 if (sd->packet_nr == data[len])
4381 sd->packet_nr++;
4382 /* The last few packets of the frame (which are all 0's
4383 except that they may contain part of the footer), are
4384 numbered 0 */
4385 else if (sd->packet_nr == 0 || data[len]) {
4386 gspca_err(gspca_dev, "Invalid packet nr: %d (expect: %d)\n",
4387 (int)data[len], (int)sd->packet_nr);
4388 gspca_dev->last_packet_type = DISCARD_PACKET;
4389 return;
4390 }
4391 }
4392
4393 /* intermediate packet */
4394 gspca_frame_add(gspca_dev, INTER_PACKET, data, len);
4395 }
4396
ov519_pkt_scan(struct gspca_dev * gspca_dev,u8 * data,int len)4397 static void ov519_pkt_scan(struct gspca_dev *gspca_dev,
4398 u8 *data, /* isoc packet */
4399 int len) /* iso packet length */
4400 {
4401 /* Header of ov519 is 16 bytes:
4402 * Byte Value Description
4403 * 0 0xff magic
4404 * 1 0xff magic
4405 * 2 0xff magic
4406 * 3 0xXX 0x50 = SOF, 0x51 = EOF
4407 * 9 0xXX 0x01 initial frame without data,
4408 * 0x00 standard frame with image
4409 * 14 Lo in EOF: length of image data / 8
4410 * 15 Hi
4411 */
4412
4413 if (data[0] == 0xff && data[1] == 0xff && data[2] == 0xff) {
4414 switch (data[3]) {
4415 case 0x50: /* start of frame */
4416 /* Don't check the button state here, as the state
4417 usually (always ?) changes at EOF and checking it
4418 here leads to unnecessary snapshot state resets. */
4419 #define HDRSZ 16
4420 data += HDRSZ;
4421 len -= HDRSZ;
4422 #undef HDRSZ
4423 if (data[0] == 0xff || data[1] == 0xd8)
4424 gspca_frame_add(gspca_dev, FIRST_PACKET,
4425 data, len);
4426 else
4427 gspca_dev->last_packet_type = DISCARD_PACKET;
4428 return;
4429 case 0x51: /* end of frame */
4430 ov51x_handle_button(gspca_dev, data[11] & 1);
4431 if (data[9] != 0)
4432 gspca_dev->last_packet_type = DISCARD_PACKET;
4433 gspca_frame_add(gspca_dev, LAST_PACKET,
4434 NULL, 0);
4435 return;
4436 }
4437 }
4438
4439 /* intermediate packet */
4440 gspca_frame_add(gspca_dev, INTER_PACKET, data, len);
4441 }
4442
ovfx2_pkt_scan(struct gspca_dev * gspca_dev,u8 * data,int len)4443 static void ovfx2_pkt_scan(struct gspca_dev *gspca_dev,
4444 u8 *data, /* isoc packet */
4445 int len) /* iso packet length */
4446 {
4447 struct sd *sd = (struct sd *) gspca_dev;
4448
4449 gspca_frame_add(gspca_dev, INTER_PACKET, data, len);
4450
4451 /* A short read signals EOF */
4452 if (len < gspca_dev->cam.bulk_size) {
4453 /* If the frame is short, and it is one of the first ones
4454 the sensor and bridge are still syncing, so drop it. */
4455 if (sd->first_frame) {
4456 sd->first_frame--;
4457 if (gspca_dev->image_len <
4458 sd->gspca_dev.pixfmt.width *
4459 sd->gspca_dev.pixfmt.height)
4460 gspca_dev->last_packet_type = DISCARD_PACKET;
4461 }
4462 gspca_frame_add(gspca_dev, LAST_PACKET, NULL, 0);
4463 gspca_frame_add(gspca_dev, FIRST_PACKET, NULL, 0);
4464 }
4465 }
4466
sd_pkt_scan(struct gspca_dev * gspca_dev,u8 * data,int len)4467 static void sd_pkt_scan(struct gspca_dev *gspca_dev,
4468 u8 *data, /* isoc packet */
4469 int len) /* iso packet length */
4470 {
4471 struct sd *sd = (struct sd *) gspca_dev;
4472
4473 switch (sd->bridge) {
4474 case BRIDGE_OV511:
4475 case BRIDGE_OV511PLUS:
4476 ov511_pkt_scan(gspca_dev, data, len);
4477 break;
4478 case BRIDGE_OV518:
4479 case BRIDGE_OV518PLUS:
4480 ov518_pkt_scan(gspca_dev, data, len);
4481 break;
4482 case BRIDGE_OV519:
4483 ov519_pkt_scan(gspca_dev, data, len);
4484 break;
4485 case BRIDGE_OVFX2:
4486 ovfx2_pkt_scan(gspca_dev, data, len);
4487 break;
4488 case BRIDGE_W9968CF:
4489 w9968cf_pkt_scan(gspca_dev, data, len);
4490 break;
4491 }
4492 }
4493
4494 /* -- management routines -- */
4495
setbrightness(struct gspca_dev * gspca_dev,s32 val)4496 static void setbrightness(struct gspca_dev *gspca_dev, s32 val)
4497 {
4498 struct sd *sd = (struct sd *) gspca_dev;
4499 static const struct ov_i2c_regvals brit_7660[][7] = {
4500 {{0x0f, 0x6a}, {0x24, 0x40}, {0x25, 0x2b}, {0x26, 0x90},
4501 {0x27, 0xe0}, {0x28, 0xe0}, {0x2c, 0xe0}},
4502 {{0x0f, 0x6a}, {0x24, 0x50}, {0x25, 0x40}, {0x26, 0xa1},
4503 {0x27, 0xc0}, {0x28, 0xc0}, {0x2c, 0xc0}},
4504 {{0x0f, 0x6a}, {0x24, 0x68}, {0x25, 0x58}, {0x26, 0xc2},
4505 {0x27, 0xa0}, {0x28, 0xa0}, {0x2c, 0xa0}},
4506 {{0x0f, 0x6a}, {0x24, 0x70}, {0x25, 0x68}, {0x26, 0xd3},
4507 {0x27, 0x80}, {0x28, 0x80}, {0x2c, 0x80}},
4508 {{0x0f, 0x6a}, {0x24, 0x80}, {0x25, 0x70}, {0x26, 0xd3},
4509 {0x27, 0x20}, {0x28, 0x20}, {0x2c, 0x20}},
4510 {{0x0f, 0x6a}, {0x24, 0x88}, {0x25, 0x78}, {0x26, 0xd3},
4511 {0x27, 0x40}, {0x28, 0x40}, {0x2c, 0x40}},
4512 {{0x0f, 0x6a}, {0x24, 0x90}, {0x25, 0x80}, {0x26, 0xd4},
4513 {0x27, 0x60}, {0x28, 0x60}, {0x2c, 0x60}}
4514 };
4515
4516 switch (sd->sensor) {
4517 case SEN_OV8610:
4518 case SEN_OV7610:
4519 case SEN_OV76BE:
4520 case SEN_OV6620:
4521 case SEN_OV6630:
4522 case SEN_OV66308AF:
4523 case SEN_OV7640:
4524 case SEN_OV7648:
4525 i2c_w(sd, OV7610_REG_BRT, val);
4526 break;
4527 case SEN_OV7620:
4528 case SEN_OV7620AE:
4529 i2c_w(sd, OV7610_REG_BRT, val);
4530 break;
4531 case SEN_OV7660:
4532 write_i2c_regvals(sd, brit_7660[val],
4533 ARRAY_SIZE(brit_7660[0]));
4534 break;
4535 case SEN_OV7670:
4536 /*win trace
4537 * i2c_w_mask(sd, OV7670_R13_COM8, 0, OV7670_COM8_AEC); */
4538 i2c_w(sd, OV7670_R55_BRIGHT, ov7670_abs_to_sm(val));
4539 break;
4540 }
4541 }
4542
setcontrast(struct gspca_dev * gspca_dev,s32 val)4543 static void setcontrast(struct gspca_dev *gspca_dev, s32 val)
4544 {
4545 struct sd *sd = (struct sd *) gspca_dev;
4546 static const struct ov_i2c_regvals contrast_7660[][31] = {
4547 {{0x6c, 0xf0}, {0x6d, 0xf0}, {0x6e, 0xf8}, {0x6f, 0xa0},
4548 {0x70, 0x58}, {0x71, 0x38}, {0x72, 0x30}, {0x73, 0x30},
4549 {0x74, 0x28}, {0x75, 0x28}, {0x76, 0x24}, {0x77, 0x24},
4550 {0x78, 0x22}, {0x79, 0x28}, {0x7a, 0x2a}, {0x7b, 0x34},
4551 {0x7c, 0x0f}, {0x7d, 0x1e}, {0x7e, 0x3d}, {0x7f, 0x65},
4552 {0x80, 0x70}, {0x81, 0x77}, {0x82, 0x7d}, {0x83, 0x83},
4553 {0x84, 0x88}, {0x85, 0x8d}, {0x86, 0x96}, {0x87, 0x9f},
4554 {0x88, 0xb0}, {0x89, 0xc4}, {0x8a, 0xd9}},
4555 {{0x6c, 0xf0}, {0x6d, 0xf0}, {0x6e, 0xf8}, {0x6f, 0x94},
4556 {0x70, 0x58}, {0x71, 0x40}, {0x72, 0x30}, {0x73, 0x30},
4557 {0x74, 0x30}, {0x75, 0x30}, {0x76, 0x2c}, {0x77, 0x24},
4558 {0x78, 0x22}, {0x79, 0x28}, {0x7a, 0x2a}, {0x7b, 0x31},
4559 {0x7c, 0x0f}, {0x7d, 0x1e}, {0x7e, 0x3d}, {0x7f, 0x62},
4560 {0x80, 0x6d}, {0x81, 0x75}, {0x82, 0x7b}, {0x83, 0x81},
4561 {0x84, 0x87}, {0x85, 0x8d}, {0x86, 0x98}, {0x87, 0xa1},
4562 {0x88, 0xb2}, {0x89, 0xc6}, {0x8a, 0xdb}},
4563 {{0x6c, 0xf0}, {0x6d, 0xf0}, {0x6e, 0xf0}, {0x6f, 0x84},
4564 {0x70, 0x58}, {0x71, 0x48}, {0x72, 0x40}, {0x73, 0x40},
4565 {0x74, 0x28}, {0x75, 0x28}, {0x76, 0x28}, {0x77, 0x24},
4566 {0x78, 0x26}, {0x79, 0x28}, {0x7a, 0x28}, {0x7b, 0x34},
4567 {0x7c, 0x0f}, {0x7d, 0x1e}, {0x7e, 0x3c}, {0x7f, 0x5d},
4568 {0x80, 0x68}, {0x81, 0x71}, {0x82, 0x79}, {0x83, 0x81},
4569 {0x84, 0x86}, {0x85, 0x8b}, {0x86, 0x95}, {0x87, 0x9e},
4570 {0x88, 0xb1}, {0x89, 0xc5}, {0x8a, 0xd9}},
4571 {{0x6c, 0xf0}, {0x6d, 0xf0}, {0x6e, 0xf0}, {0x6f, 0x70},
4572 {0x70, 0x58}, {0x71, 0x58}, {0x72, 0x48}, {0x73, 0x48},
4573 {0x74, 0x38}, {0x75, 0x40}, {0x76, 0x34}, {0x77, 0x34},
4574 {0x78, 0x2e}, {0x79, 0x28}, {0x7a, 0x24}, {0x7b, 0x22},
4575 {0x7c, 0x0f}, {0x7d, 0x1e}, {0x7e, 0x3c}, {0x7f, 0x58},
4576 {0x80, 0x63}, {0x81, 0x6e}, {0x82, 0x77}, {0x83, 0x80},
4577 {0x84, 0x87}, {0x85, 0x8f}, {0x86, 0x9c}, {0x87, 0xa9},
4578 {0x88, 0xc0}, {0x89, 0xd4}, {0x8a, 0xe6}},
4579 {{0x6c, 0xa0}, {0x6d, 0xf0}, {0x6e, 0x90}, {0x6f, 0x80},
4580 {0x70, 0x70}, {0x71, 0x80}, {0x72, 0x60}, {0x73, 0x60},
4581 {0x74, 0x58}, {0x75, 0x60}, {0x76, 0x4c}, {0x77, 0x38},
4582 {0x78, 0x38}, {0x79, 0x2a}, {0x7a, 0x20}, {0x7b, 0x0e},
4583 {0x7c, 0x0a}, {0x7d, 0x14}, {0x7e, 0x26}, {0x7f, 0x46},
4584 {0x80, 0x54}, {0x81, 0x64}, {0x82, 0x70}, {0x83, 0x7c},
4585 {0x84, 0x87}, {0x85, 0x93}, {0x86, 0xa6}, {0x87, 0xb4},
4586 {0x88, 0xd0}, {0x89, 0xe5}, {0x8a, 0xf5}},
4587 {{0x6c, 0x60}, {0x6d, 0x80}, {0x6e, 0x60}, {0x6f, 0x80},
4588 {0x70, 0x80}, {0x71, 0x80}, {0x72, 0x88}, {0x73, 0x30},
4589 {0x74, 0x70}, {0x75, 0x68}, {0x76, 0x64}, {0x77, 0x50},
4590 {0x78, 0x3c}, {0x79, 0x22}, {0x7a, 0x10}, {0x7b, 0x08},
4591 {0x7c, 0x06}, {0x7d, 0x0e}, {0x7e, 0x1a}, {0x7f, 0x3a},
4592 {0x80, 0x4a}, {0x81, 0x5a}, {0x82, 0x6b}, {0x83, 0x7b},
4593 {0x84, 0x89}, {0x85, 0x96}, {0x86, 0xaf}, {0x87, 0xc3},
4594 {0x88, 0xe1}, {0x89, 0xf2}, {0x8a, 0xfa}},
4595 {{0x6c, 0x20}, {0x6d, 0x40}, {0x6e, 0x20}, {0x6f, 0x60},
4596 {0x70, 0x88}, {0x71, 0xc8}, {0x72, 0xc0}, {0x73, 0xb8},
4597 {0x74, 0xa8}, {0x75, 0xb8}, {0x76, 0x80}, {0x77, 0x5c},
4598 {0x78, 0x26}, {0x79, 0x10}, {0x7a, 0x08}, {0x7b, 0x04},
4599 {0x7c, 0x02}, {0x7d, 0x06}, {0x7e, 0x0a}, {0x7f, 0x22},
4600 {0x80, 0x33}, {0x81, 0x4c}, {0x82, 0x64}, {0x83, 0x7b},
4601 {0x84, 0x90}, {0x85, 0xa7}, {0x86, 0xc7}, {0x87, 0xde},
4602 {0x88, 0xf1}, {0x89, 0xf9}, {0x8a, 0xfd}},
4603 };
4604
4605 switch (sd->sensor) {
4606 case SEN_OV7610:
4607 case SEN_OV6620:
4608 i2c_w(sd, OV7610_REG_CNT, val);
4609 break;
4610 case SEN_OV6630:
4611 case SEN_OV66308AF:
4612 i2c_w_mask(sd, OV7610_REG_CNT, val >> 4, 0x0f);
4613 break;
4614 case SEN_OV8610: {
4615 static const u8 ctab[] = {
4616 0x03, 0x09, 0x0b, 0x0f, 0x53, 0x6f, 0x35, 0x7f
4617 };
4618
4619 /* Use Y gamma control instead. Bit 0 enables it. */
4620 i2c_w(sd, 0x64, ctab[val >> 5]);
4621 break;
4622 }
4623 case SEN_OV7620:
4624 case SEN_OV7620AE: {
4625 static const u8 ctab[] = {
4626 0x01, 0x05, 0x09, 0x11, 0x15, 0x35, 0x37, 0x57,
4627 0x5b, 0xa5, 0xa7, 0xc7, 0xc9, 0xcf, 0xef, 0xff
4628 };
4629
4630 /* Use Y gamma control instead. Bit 0 enables it. */
4631 i2c_w(sd, 0x64, ctab[val >> 4]);
4632 break;
4633 }
4634 case SEN_OV7660:
4635 write_i2c_regvals(sd, contrast_7660[val],
4636 ARRAY_SIZE(contrast_7660[0]));
4637 break;
4638 case SEN_OV7670:
4639 /* check that this isn't just the same as ov7610 */
4640 i2c_w(sd, OV7670_R56_CONTRAS, val >> 1);
4641 break;
4642 }
4643 }
4644
setexposure(struct gspca_dev * gspca_dev,s32 val)4645 static void setexposure(struct gspca_dev *gspca_dev, s32 val)
4646 {
4647 struct sd *sd = (struct sd *) gspca_dev;
4648
4649 i2c_w(sd, 0x10, val);
4650 }
4651
setcolors(struct gspca_dev * gspca_dev,s32 val)4652 static void setcolors(struct gspca_dev *gspca_dev, s32 val)
4653 {
4654 struct sd *sd = (struct sd *) gspca_dev;
4655 static const struct ov_i2c_regvals colors_7660[][6] = {
4656 {{0x4f, 0x28}, {0x50, 0x2a}, {0x51, 0x02}, {0x52, 0x0a},
4657 {0x53, 0x19}, {0x54, 0x23}},
4658 {{0x4f, 0x47}, {0x50, 0x4a}, {0x51, 0x03}, {0x52, 0x11},
4659 {0x53, 0x2c}, {0x54, 0x3e}},
4660 {{0x4f, 0x66}, {0x50, 0x6b}, {0x51, 0x05}, {0x52, 0x19},
4661 {0x53, 0x40}, {0x54, 0x59}},
4662 {{0x4f, 0x84}, {0x50, 0x8b}, {0x51, 0x06}, {0x52, 0x20},
4663 {0x53, 0x53}, {0x54, 0x73}},
4664 {{0x4f, 0xa3}, {0x50, 0xab}, {0x51, 0x08}, {0x52, 0x28},
4665 {0x53, 0x66}, {0x54, 0x8e}},
4666 };
4667
4668 switch (sd->sensor) {
4669 case SEN_OV8610:
4670 case SEN_OV7610:
4671 case SEN_OV76BE:
4672 case SEN_OV6620:
4673 case SEN_OV6630:
4674 case SEN_OV66308AF:
4675 i2c_w(sd, OV7610_REG_SAT, val);
4676 break;
4677 case SEN_OV7620:
4678 case SEN_OV7620AE:
4679 /* Use UV gamma control instead. Bits 0 & 7 are reserved. */
4680 /* rc = ov_i2c_write(sd->dev, 0x62, (val >> 9) & 0x7e);
4681 if (rc < 0)
4682 goto out; */
4683 i2c_w(sd, OV7610_REG_SAT, val);
4684 break;
4685 case SEN_OV7640:
4686 case SEN_OV7648:
4687 i2c_w(sd, OV7610_REG_SAT, val & 0xf0);
4688 break;
4689 case SEN_OV7660:
4690 write_i2c_regvals(sd, colors_7660[val],
4691 ARRAY_SIZE(colors_7660[0]));
4692 break;
4693 case SEN_OV7670:
4694 /* supported later once I work out how to do it
4695 * transparently fail now! */
4696 /* set REG_COM13 values for UV sat auto mode */
4697 break;
4698 }
4699 }
4700
setautobright(struct gspca_dev * gspca_dev,s32 val)4701 static void setautobright(struct gspca_dev *gspca_dev, s32 val)
4702 {
4703 struct sd *sd = (struct sd *) gspca_dev;
4704
4705 i2c_w_mask(sd, 0x2d, val ? 0x10 : 0x00, 0x10);
4706 }
4707
setfreq_i(struct sd * sd,s32 val)4708 static void setfreq_i(struct sd *sd, s32 val)
4709 {
4710 if (sd->sensor == SEN_OV7660
4711 || sd->sensor == SEN_OV7670) {
4712 switch (val) {
4713 case 0: /* Banding filter disabled */
4714 i2c_w_mask(sd, OV7670_R13_COM8, 0, OV7670_COM8_BFILT);
4715 break;
4716 case 1: /* 50 hz */
4717 i2c_w_mask(sd, OV7670_R13_COM8, OV7670_COM8_BFILT,
4718 OV7670_COM8_BFILT);
4719 i2c_w_mask(sd, OV7670_R3B_COM11, 0x08, 0x18);
4720 break;
4721 case 2: /* 60 hz */
4722 i2c_w_mask(sd, OV7670_R13_COM8, OV7670_COM8_BFILT,
4723 OV7670_COM8_BFILT);
4724 i2c_w_mask(sd, OV7670_R3B_COM11, 0x00, 0x18);
4725 break;
4726 case 3: /* Auto hz - ov7670 only */
4727 i2c_w_mask(sd, OV7670_R13_COM8, OV7670_COM8_BFILT,
4728 OV7670_COM8_BFILT);
4729 i2c_w_mask(sd, OV7670_R3B_COM11, OV7670_COM11_HZAUTO,
4730 0x18);
4731 break;
4732 }
4733 } else {
4734 switch (val) {
4735 case 0: /* Banding filter disabled */
4736 i2c_w_mask(sd, 0x2d, 0x00, 0x04);
4737 i2c_w_mask(sd, 0x2a, 0x00, 0x80);
4738 break;
4739 case 1: /* 50 hz (filter on and framerate adj) */
4740 i2c_w_mask(sd, 0x2d, 0x04, 0x04);
4741 i2c_w_mask(sd, 0x2a, 0x80, 0x80);
4742 /* 20 fps -> 16.667 fps */
4743 if (sd->sensor == SEN_OV6620 ||
4744 sd->sensor == SEN_OV6630 ||
4745 sd->sensor == SEN_OV66308AF)
4746 i2c_w(sd, 0x2b, 0x5e);
4747 else
4748 i2c_w(sd, 0x2b, 0xac);
4749 break;
4750 case 2: /* 60 hz (filter on, ...) */
4751 i2c_w_mask(sd, 0x2d, 0x04, 0x04);
4752 if (sd->sensor == SEN_OV6620 ||
4753 sd->sensor == SEN_OV6630 ||
4754 sd->sensor == SEN_OV66308AF) {
4755 /* 20 fps -> 15 fps */
4756 i2c_w_mask(sd, 0x2a, 0x80, 0x80);
4757 i2c_w(sd, 0x2b, 0xa8);
4758 } else {
4759 /* no framerate adj. */
4760 i2c_w_mask(sd, 0x2a, 0x00, 0x80);
4761 }
4762 break;
4763 }
4764 }
4765 }
4766
setfreq(struct gspca_dev * gspca_dev,s32 val)4767 static void setfreq(struct gspca_dev *gspca_dev, s32 val)
4768 {
4769 struct sd *sd = (struct sd *) gspca_dev;
4770
4771 setfreq_i(sd, val);
4772
4773 /* Ugly but necessary */
4774 if (sd->bridge == BRIDGE_W9968CF)
4775 w9968cf_set_crop_window(sd);
4776 }
4777
sd_get_jcomp(struct gspca_dev * gspca_dev,struct v4l2_jpegcompression * jcomp)4778 static int sd_get_jcomp(struct gspca_dev *gspca_dev,
4779 struct v4l2_jpegcompression *jcomp)
4780 {
4781 struct sd *sd = (struct sd *) gspca_dev;
4782
4783 if (sd->bridge != BRIDGE_W9968CF)
4784 return -ENOTTY;
4785
4786 memset(jcomp, 0, sizeof *jcomp);
4787 jcomp->quality = v4l2_ctrl_g_ctrl(sd->jpegqual);
4788 jcomp->jpeg_markers = V4L2_JPEG_MARKER_DHT | V4L2_JPEG_MARKER_DQT |
4789 V4L2_JPEG_MARKER_DRI;
4790 return 0;
4791 }
4792
sd_set_jcomp(struct gspca_dev * gspca_dev,const struct v4l2_jpegcompression * jcomp)4793 static int sd_set_jcomp(struct gspca_dev *gspca_dev,
4794 const struct v4l2_jpegcompression *jcomp)
4795 {
4796 struct sd *sd = (struct sd *) gspca_dev;
4797
4798 if (sd->bridge != BRIDGE_W9968CF)
4799 return -ENOTTY;
4800
4801 v4l2_ctrl_s_ctrl(sd->jpegqual, jcomp->quality);
4802 return 0;
4803 }
4804
sd_g_volatile_ctrl(struct v4l2_ctrl * ctrl)4805 static int sd_g_volatile_ctrl(struct v4l2_ctrl *ctrl)
4806 {
4807 struct gspca_dev *gspca_dev =
4808 container_of(ctrl->handler, struct gspca_dev, ctrl_handler);
4809 struct sd *sd = (struct sd *)gspca_dev;
4810
4811 gspca_dev->usb_err = 0;
4812
4813 switch (ctrl->id) {
4814 case V4L2_CID_AUTOGAIN:
4815 gspca_dev->exposure->val = i2c_r(sd, 0x10);
4816 break;
4817 }
4818 return 0;
4819 }
4820
sd_s_ctrl(struct v4l2_ctrl * ctrl)4821 static int sd_s_ctrl(struct v4l2_ctrl *ctrl)
4822 {
4823 struct gspca_dev *gspca_dev =
4824 container_of(ctrl->handler, struct gspca_dev, ctrl_handler);
4825 struct sd *sd = (struct sd *)gspca_dev;
4826
4827 gspca_dev->usb_err = 0;
4828
4829 if (!gspca_dev->streaming)
4830 return 0;
4831
4832 switch (ctrl->id) {
4833 case V4L2_CID_BRIGHTNESS:
4834 setbrightness(gspca_dev, ctrl->val);
4835 break;
4836 case V4L2_CID_CONTRAST:
4837 setcontrast(gspca_dev, ctrl->val);
4838 break;
4839 case V4L2_CID_POWER_LINE_FREQUENCY:
4840 setfreq(gspca_dev, ctrl->val);
4841 break;
4842 case V4L2_CID_AUTOBRIGHTNESS:
4843 if (ctrl->is_new)
4844 setautobright(gspca_dev, ctrl->val);
4845 if (!ctrl->val && sd->brightness->is_new)
4846 setbrightness(gspca_dev, sd->brightness->val);
4847 break;
4848 case V4L2_CID_SATURATION:
4849 setcolors(gspca_dev, ctrl->val);
4850 break;
4851 case V4L2_CID_HFLIP:
4852 sethvflip(gspca_dev, ctrl->val, sd->vflip->val);
4853 break;
4854 case V4L2_CID_AUTOGAIN:
4855 if (ctrl->is_new)
4856 setautogain(gspca_dev, ctrl->val);
4857 if (!ctrl->val && gspca_dev->exposure->is_new)
4858 setexposure(gspca_dev, gspca_dev->exposure->val);
4859 break;
4860 case V4L2_CID_JPEG_COMPRESSION_QUALITY:
4861 return -EBUSY; /* Should never happen, as we grab the ctrl */
4862 }
4863 return gspca_dev->usb_err;
4864 }
4865
4866 static const struct v4l2_ctrl_ops sd_ctrl_ops = {
4867 .g_volatile_ctrl = sd_g_volatile_ctrl,
4868 .s_ctrl = sd_s_ctrl,
4869 };
4870
sd_init_controls(struct gspca_dev * gspca_dev)4871 static int sd_init_controls(struct gspca_dev *gspca_dev)
4872 {
4873 struct sd *sd = (struct sd *)gspca_dev;
4874 struct v4l2_ctrl_handler *hdl = &gspca_dev->ctrl_handler;
4875
4876 gspca_dev->vdev.ctrl_handler = hdl;
4877 v4l2_ctrl_handler_init(hdl, 10);
4878 if (valid_controls[sd->sensor].has_brightness)
4879 sd->brightness = v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4880 V4L2_CID_BRIGHTNESS, 0,
4881 sd->sensor == SEN_OV7660 ? 6 : 255, 1,
4882 sd->sensor == SEN_OV7660 ? 3 : 127);
4883 if (valid_controls[sd->sensor].has_contrast) {
4884 if (sd->sensor == SEN_OV7660)
4885 v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4886 V4L2_CID_CONTRAST, 0, 6, 1, 3);
4887 else
4888 v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4889 V4L2_CID_CONTRAST, 0, 255, 1,
4890 (sd->sensor == SEN_OV6630 ||
4891 sd->sensor == SEN_OV66308AF) ? 200 : 127);
4892 }
4893 if (valid_controls[sd->sensor].has_sat)
4894 v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4895 V4L2_CID_SATURATION, 0,
4896 sd->sensor == SEN_OV7660 ? 4 : 255, 1,
4897 sd->sensor == SEN_OV7660 ? 2 : 127);
4898 if (valid_controls[sd->sensor].has_exposure)
4899 gspca_dev->exposure = v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4900 V4L2_CID_EXPOSURE, 0, 255, 1, 127);
4901 if (valid_controls[sd->sensor].has_hvflip) {
4902 sd->hflip = v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4903 V4L2_CID_HFLIP, 0, 1, 1, 0);
4904 sd->vflip = v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4905 V4L2_CID_VFLIP, 0, 1, 1, 0);
4906 }
4907 if (valid_controls[sd->sensor].has_autobright)
4908 sd->autobright = v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4909 V4L2_CID_AUTOBRIGHTNESS, 0, 1, 1, 1);
4910 if (valid_controls[sd->sensor].has_autogain)
4911 gspca_dev->autogain = v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4912 V4L2_CID_AUTOGAIN, 0, 1, 1, 1);
4913 if (valid_controls[sd->sensor].has_freq) {
4914 if (sd->sensor == SEN_OV7670)
4915 sd->freq = v4l2_ctrl_new_std_menu(hdl, &sd_ctrl_ops,
4916 V4L2_CID_POWER_LINE_FREQUENCY,
4917 V4L2_CID_POWER_LINE_FREQUENCY_AUTO, 0,
4918 V4L2_CID_POWER_LINE_FREQUENCY_AUTO);
4919 else
4920 sd->freq = v4l2_ctrl_new_std_menu(hdl, &sd_ctrl_ops,
4921 V4L2_CID_POWER_LINE_FREQUENCY,
4922 V4L2_CID_POWER_LINE_FREQUENCY_60HZ, 0, 0);
4923 }
4924 if (sd->bridge == BRIDGE_W9968CF)
4925 sd->jpegqual = v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
4926 V4L2_CID_JPEG_COMPRESSION_QUALITY,
4927 QUALITY_MIN, QUALITY_MAX, 1, QUALITY_DEF);
4928
4929 if (hdl->error) {
4930 gspca_err(gspca_dev, "Could not initialize controls\n");
4931 return hdl->error;
4932 }
4933 if (gspca_dev->autogain)
4934 v4l2_ctrl_auto_cluster(3, &gspca_dev->autogain, 0, true);
4935 if (sd->autobright)
4936 v4l2_ctrl_auto_cluster(2, &sd->autobright, 0, false);
4937 if (sd->hflip)
4938 v4l2_ctrl_cluster(2, &sd->hflip);
4939 return 0;
4940 }
4941
4942 /* sub-driver description */
4943 static const struct sd_desc sd_desc = {
4944 .name = MODULE_NAME,
4945 .config = sd_config,
4946 .init = sd_init,
4947 .init_controls = sd_init_controls,
4948 .isoc_init = sd_isoc_init,
4949 .start = sd_start,
4950 .stopN = sd_stopN,
4951 .stop0 = sd_stop0,
4952 .pkt_scan = sd_pkt_scan,
4953 .dq_callback = sd_reset_snapshot,
4954 .get_jcomp = sd_get_jcomp,
4955 .set_jcomp = sd_set_jcomp,
4956 #if IS_ENABLED(CONFIG_INPUT)
4957 .other_input = 1,
4958 #endif
4959 };
4960
4961 /* -- module initialisation -- */
4962 static const struct usb_device_id device_table[] = {
4963 {USB_DEVICE(0x041e, 0x4003), .driver_info = BRIDGE_W9968CF },
4964 {USB_DEVICE(0x041e, 0x4052),
4965 .driver_info = BRIDGE_OV519 | BRIDGE_INVERT_LED },
4966 {USB_DEVICE(0x041e, 0x405f), .driver_info = BRIDGE_OV519 },
4967 {USB_DEVICE(0x041e, 0x4060), .driver_info = BRIDGE_OV519 },
4968 {USB_DEVICE(0x041e, 0x4061), .driver_info = BRIDGE_OV519 },
4969 {USB_DEVICE(0x041e, 0x4064), .driver_info = BRIDGE_OV519 },
4970 {USB_DEVICE(0x041e, 0x4067), .driver_info = BRIDGE_OV519 },
4971 {USB_DEVICE(0x041e, 0x4068), .driver_info = BRIDGE_OV519 },
4972 {USB_DEVICE(0x045e, 0x028c),
4973 .driver_info = BRIDGE_OV519 | BRIDGE_INVERT_LED },
4974 {USB_DEVICE(0x054c, 0x0154), .driver_info = BRIDGE_OV519 },
4975 {USB_DEVICE(0x054c, 0x0155), .driver_info = BRIDGE_OV519 },
4976 {USB_DEVICE(0x05a9, 0x0511), .driver_info = BRIDGE_OV511 },
4977 {USB_DEVICE(0x05a9, 0x0518), .driver_info = BRIDGE_OV518 },
4978 {USB_DEVICE(0x05a9, 0x0519),
4979 .driver_info = BRIDGE_OV519 | BRIDGE_INVERT_LED },
4980 {USB_DEVICE(0x05a9, 0x0530),
4981 .driver_info = BRIDGE_OV519 | BRIDGE_INVERT_LED },
4982 {USB_DEVICE(0x05a9, 0x2800), .driver_info = BRIDGE_OVFX2 },
4983 {USB_DEVICE(0x05a9, 0x4519), .driver_info = BRIDGE_OV519 },
4984 {USB_DEVICE(0x05a9, 0x8519), .driver_info = BRIDGE_OV519 },
4985 {USB_DEVICE(0x05a9, 0xa511), .driver_info = BRIDGE_OV511PLUS },
4986 {USB_DEVICE(0x05a9, 0xa518), .driver_info = BRIDGE_OV518PLUS },
4987 {USB_DEVICE(0x0813, 0x0002), .driver_info = BRIDGE_OV511PLUS },
4988 {USB_DEVICE(0x0b62, 0x0059), .driver_info = BRIDGE_OVFX2 },
4989 {USB_DEVICE(0x0e96, 0xc001), .driver_info = BRIDGE_OVFX2 },
4990 {USB_DEVICE(0x1046, 0x9967), .driver_info = BRIDGE_W9968CF },
4991 {USB_DEVICE(0x8020, 0xef04), .driver_info = BRIDGE_OVFX2 },
4992 {}
4993 };
4994
4995 MODULE_DEVICE_TABLE(usb, device_table);
4996
4997 /* -- device connect -- */
sd_probe(struct usb_interface * intf,const struct usb_device_id * id)4998 static int sd_probe(struct usb_interface *intf,
4999 const struct usb_device_id *id)
5000 {
5001 return gspca_dev_probe(intf, id, &sd_desc, sizeof(struct sd),
5002 THIS_MODULE);
5003 }
5004
5005 static struct usb_driver sd_driver = {
5006 .name = MODULE_NAME,
5007 .id_table = device_table,
5008 .probe = sd_probe,
5009 .disconnect = gspca_disconnect,
5010 #ifdef CONFIG_PM
5011 .suspend = gspca_suspend,
5012 .resume = gspca_resume,
5013 .reset_resume = gspca_resume,
5014 #endif
5015 };
5016
5017 module_usb_driver(sd_driver);
5018
5019 module_param(frame_rate, int, 0644);
5020 MODULE_PARM_DESC(frame_rate, "Frame rate (5, 10, 15, 20 or 30 fps)");
5021
