1/* 2 * Copyright 2014-2017 Lothar Waßmann <LW@KARO-electronics.de> 3 * 4 * This file is dual-licensed: you can use it either under the terms 5 * of the GPL or the X11 license, at your option. Note that this dual 6 * licensing only applies to this file, and not this project as a 7 * whole. 8 * 9 * a) This file is free software; you can redistribute it and/or 10 * modify it under the terms of the GNU General Public License 11 * version 2 as published by the Free Software Foundation. 12 * 13 * This file is distributed in the hope that it will be useful, 14 * but WITHOUT ANY WARRANTY; without even the implied warranty of 15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 16 * GNU General Public License for more details. 17 * 18 * Or, alternatively, 19 * 20 * b) Permission is hereby granted, free of charge, to any person 21 * obtaining a copy of this software and associated documentation 22 * files (the "Software"), to deal in the Software without 23 * restriction, including without limitation the rights to use, 24 * copy, modify, merge, publish, distribute, sublicense, and/or 25 * sell copies of the Software, and to permit persons to whom the 26 * Software is furnished to do so, subject to the following 27 * conditions: 28 * 29 * The above copyright notice and this permission notice shall be 30 * included in all copies or substantial portions of the Software. 31 * 32 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, 33 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES 34 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND 35 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT 36 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, 37 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING 38 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 39 * OTHER DEALINGS IN THE SOFTWARE. 40 */ 41 42#include <dt-bindings/gpio/gpio.h> 43#include <dt-bindings/input/input.h> 44#include <dt-bindings/interrupt-controller/irq.h> 45#include <dt-bindings/pwm/pwm.h> 46#include <dt-bindings/sound/fsl-imx-audmux.h> 47 48/ { 49 aliases { 50 can0 = &can2; 51 can1 = &can1; 52 ethernet0 = &fec; 53 lcdif-23bit-pins-a = &pinctrl_disp0_1; 54 lcdif-24bit-pins-a = &pinctrl_disp0_2; 55 pwm0 = &pwm1; 56 pwm1 = &pwm2; 57 reg-can-xcvr = ®_can_xcvr; 58 stk5led = &user_led; 59 usbotg = &usbotg; 60 sdhc0 = &usdhc1; 61 sdhc1 = &usdhc2; 62 }; 63 64 memory@10000000 { 65 device_type = "memory"; 66 reg = <0x10000000 0>; /* will be filled by U-Boot */ 67 }; 68 69 clocks { 70 #address-cells = <1>; 71 #size-cells = <0>; 72 73 mclk: clock@0 { 74 compatible = "fixed-clock"; 75 reg = <0>; 76 #clock-cells = <0>; 77 clock-frequency = <26000000>; 78 }; 79 }; 80 81 gpio-keys { 82 compatible = "gpio-keys"; 83 84 power { 85 label = "Power Button"; 86 gpios = <&gpio5 2 GPIO_ACTIVE_HIGH>; 87 linux,code = <KEY_POWER>; 88 wakeup-source; 89 }; 90 }; 91 92 leds { 93 compatible = "gpio-leds"; 94 95 user_led: user { 96 label = "Heartbeat"; 97 pinctrl-names = "default"; 98 pinctrl-0 = <&pinctrl_user_led>; 99 gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>; 100 linux,default-trigger = "heartbeat"; 101 }; 102 }; 103 104 reg_3v3_etn: regulator-3v3-etn { 105 compatible = "regulator-fixed"; 106 regulator-name = "3V3_ETN"; 107 regulator-min-microvolt = <3300000>; 108 regulator-max-microvolt = <3300000>; 109 pinctrl-names = "default"; 110 pinctrl-0 = <&pinctrl_etnphy_power>; 111 gpio = <&gpio3 20 GPIO_ACTIVE_HIGH>; 112 enable-active-high; 113 }; 114 115 reg_2v5: regulator-2v5 { 116 compatible = "regulator-fixed"; 117 regulator-name = "2V5"; 118 regulator-min-microvolt = <2500000>; 119 regulator-max-microvolt = <2500000>; 120 regulator-always-on; 121 }; 122 123 reg_3v3: regulator-3v3 { 124 compatible = "regulator-fixed"; 125 regulator-name = "3V3"; 126 regulator-min-microvolt = <3300000>; 127 regulator-max-microvolt = <3300000>; 128 regulator-always-on; 129 }; 130 131 reg_can_xcvr: regulator-can-xcvr { 132 compatible = "regulator-fixed"; 133 regulator-name = "CAN XCVR"; 134 regulator-min-microvolt = <3300000>; 135 regulator-max-microvolt = <3300000>; 136 pinctrl-names = "default"; 137 pinctrl-0 = <&pinctrl_flexcan_xcvr>; 138 gpio = <&gpio4 21 GPIO_ACTIVE_LOW>; 139 }; 140 141 reg_lcd0_pwr: regulator-lcd0-pwr { 142 compatible = "regulator-fixed"; 143 regulator-name = "LCD0 POWER"; 144 regulator-min-microvolt = <3300000>; 145 regulator-max-microvolt = <3300000>; 146 pinctrl-names = "default"; 147 pinctrl-0 = <&pinctrl_lcd0_pwr>; 148 gpio = <&gpio3 29 GPIO_ACTIVE_HIGH>; 149 enable-active-high; 150 status = "disabled"; 151 }; 152 153 reg_lcd1_pwr: regulator-lcd1-pwr { 154 compatible = "regulator-fixed"; 155 regulator-name = "LCD1 POWER"; 156 regulator-min-microvolt = <3300000>; 157 regulator-max-microvolt = <3300000>; 158 pinctrl-names = "default"; 159 pinctrl-0 = <&pinctrl_lcd1_pwr>; 160 gpio = <&gpio2 31 GPIO_ACTIVE_HIGH>; 161 enable-active-high; 162 status = "disabled"; 163 }; 164 165 reg_usbh1_vbus: regulator-usbh1-vbus { 166 compatible = "regulator-fixed"; 167 regulator-name = "usbh1_vbus"; 168 regulator-min-microvolt = <5000000>; 169 regulator-max-microvolt = <5000000>; 170 pinctrl-names = "default"; 171 pinctrl-0 = <&pinctrl_usbh1_vbus>; 172 gpio = <&gpio3 31 GPIO_ACTIVE_HIGH>; 173 enable-active-high; 174 }; 175 176 reg_usbotg_vbus: regulator-usbotg-vbus { 177 compatible = "regulator-fixed"; 178 regulator-name = "usbotg_vbus"; 179 regulator-min-microvolt = <5000000>; 180 regulator-max-microvolt = <5000000>; 181 pinctrl-names = "default"; 182 pinctrl-0 = <&pinctrl_usbotg_vbus>; 183 gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>; 184 enable-active-high; 185 }; 186 187 sound { 188 compatible = "karo,imx6qdl-tx6-sgtl5000", 189 "simple-audio-card"; 190 simple-audio-card,name = "imx6qdl-tx6-sgtl5000-audio"; 191 pinctrl-names = "default"; 192 pinctrl-0 = <&pinctrl_audmux>; 193 simple-audio-card,format = "i2s"; 194 simple-audio-card,bitclock-master = <&codec_dai>; 195 simple-audio-card,frame-master = <&codec_dai>; 196 simple-audio-card,widgets = 197 "Microphone", "Mic Jack", 198 "Line", "Line In", 199 "Line", "Line Out", 200 "Headphone", "Headphone Jack"; 201 simple-audio-card,routing = 202 "MIC_IN", "Mic Jack", 203 "Mic Jack", "Mic Bias", 204 "Headphone Jack", "HP_OUT"; 205 206 cpu_dai: simple-audio-card,cpu { 207 sound-dai = <&ssi1>; 208 }; 209 210 codec_dai: simple-audio-card,codec { 211 sound-dai = <&sgtl5000>; 212 }; 213 }; 214}; 215 216&audmux { 217 status = "okay"; 218 219 ssi1 { 220 fsl,audmux-port = <0>; 221 fsl,port-config = < 222 (IMX_AUDMUX_V2_PTCR_SYN | 223 IMX_AUDMUX_V2_PTCR_TFSEL(4) | 224 IMX_AUDMUX_V2_PTCR_TCSEL(4) | 225 IMX_AUDMUX_V2_PTCR_TFSDIR | 226 IMX_AUDMUX_V2_PTCR_TCLKDIR) 227 IMX_AUDMUX_V2_PDCR_RXDSEL(4) 228 >; 229 }; 230 231 pins5 { 232 fsl,audmux-port = <4>; 233 fsl,port-config = < 234 IMX_AUDMUX_V2_PTCR_SYN 235 IMX_AUDMUX_V2_PDCR_RXDSEL(0) 236 >; 237 }; 238}; 239 240&can1 { 241 pinctrl-names = "default"; 242 pinctrl-0 = <&pinctrl_flexcan1>; 243 xceiver-supply = <®_can_xcvr>; 244 status = "okay"; 245}; 246 247&can2 { 248 pinctrl-names = "default"; 249 pinctrl-0 = <&pinctrl_flexcan2>; 250 xceiver-supply = <®_can_xcvr>; 251 status = "okay"; 252}; 253 254&ecspi1 { 255 pinctrl-names = "default"; 256 pinctrl-0 = <&pinctrl_ecspi1>; 257 cs-gpios = < 258 &gpio2 30 GPIO_ACTIVE_HIGH 259 &gpio3 19 GPIO_ACTIVE_HIGH 260 >; 261 status = "disabled"; 262 263 spidev0: spi@0 { 264 compatible = "spidev"; 265 reg = <0>; 266 spi-max-frequency = <54000000>; 267 }; 268 269 spidev1: spi@1 { 270 compatible = "spidev"; 271 reg = <1>; 272 spi-max-frequency = <54000000>; 273 }; 274}; 275 276&fec { 277 pinctrl-names = "default"; 278 pinctrl-0 = <&pinctrl_enet &pinctrl_enet_mdio &pinctrl_etnphy_rst>; 279 clocks = <&clks IMX6QDL_CLK_ENET>, 280 <&clks IMX6QDL_CLK_ENET>, 281 <&clks IMX6QDL_CLK_ENET_REF>, 282 <&clks IMX6QDL_CLK_ENET_REF>; 283 clock-names = "ipg", "ahb", "ptp", "enet_out"; 284 phy-mode = "rmii"; 285 phy-reset-gpios = <&gpio7 6 GPIO_ACTIVE_LOW>; 286 phy-reset-post-delay = <10>; 287 phy-handle = <&etnphy>; 288 phy-supply = <®_3v3_etn>; 289 status = "okay"; 290 291 mdio { 292 #address-cells = <1>; 293 #size-cells = <0>; 294 295 etnphy: ethernet-phy@0 { 296 compatible = "ethernet-phy-ieee802.3-c22"; 297 reg = <0>; 298 pinctrl-names = "default"; 299 pinctrl-0 = <&pinctrl_etnphy_int>; 300 interrupt-parent = <&gpio7>; 301 interrupts = <1 IRQ_TYPE_EDGE_FALLING>; 302 }; 303 }; 304}; 305 306&gpmi { 307 pinctrl-names = "default"; 308 pinctrl-0 = <&pinctrl_gpmi_nand>; 309 nand-on-flash-bbt; 310 fsl,no-blockmark-swap; 311 status = "okay"; 312}; 313 314&i2c1 { 315 pinctrl-names = "default", "gpio"; 316 pinctrl-0 = <&pinctrl_i2c1>; 317 pinctrl-1 = <&pinctrl_i2c1_gpio>; 318 scl-gpios = <&gpio3 21 GPIO_ACTIVE_HIGH>; 319 sda-gpios = <&gpio3 28 GPIO_ACTIVE_HIGH>; 320 clock-frequency = <400000>; 321 status = "okay"; 322 323 ds1339: rtc@68 { 324 compatible = "dallas,ds1339"; 325 reg = <0x68>; 326 trickle-resistor-ohms = <250>; 327 trickle-diode-disable; 328 }; 329}; 330 331&i2c3 { 332 pinctrl-names = "default", "gpio"; 333 pinctrl-0 = <&pinctrl_i2c3>; 334 pinctrl-1 = <&pinctrl_i2c3_gpio>; 335 scl-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>; 336 sda-gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>; 337 clock-frequency = <400000>; 338 status = "okay"; 339 340 sgtl5000: sgtl5000@a { 341 compatible = "fsl,sgtl5000"; 342 #sound-dai-cells = <0>; 343 reg = <0x0a>; 344 VDDA-supply = <®_2v5>; 345 VDDIO-supply = <®_3v3>; 346 clocks = <&mclk>; 347 }; 348 349 polytouch: edt-ft5x06@38 { 350 compatible = "edt,edt-ft5x06"; 351 reg = <0x38>; 352 pinctrl-names = "default"; 353 pinctrl-0 = <&pinctrl_edt_ft5x06>; 354 interrupt-parent = <&gpio6>; 355 interrupts = <15 IRQ_TYPE_EDGE_FALLING>; 356 reset-gpios = <&gpio2 22 GPIO_ACTIVE_LOW>; 357 wake-gpios = <&gpio2 21 GPIO_ACTIVE_HIGH>; 358 wakeup-source; 359 }; 360 361 touchscreen: tsc2007@48 { 362 compatible = "ti,tsc2007"; 363 reg = <0x48>; 364 pinctrl-names = "default"; 365 pinctrl-0 = <&pinctrl_tsc2007>; 366 interrupt-parent = <&gpio3>; 367 interrupts = <26 0>; 368 gpios = <&gpio3 26 GPIO_ACTIVE_LOW>; 369 ti,x-plate-ohms = <660>; 370 wakeup-source; 371 }; 372}; 373 374&iomuxc { 375 pinctrl-names = "default"; 376 pinctrl-0 = <&pinctrl_hog>; 377 378 pinctrl_hog: hoggrp { 379 fsl,pins = < 380 MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x1b0b1 /* PWR BTN */ 381 >; 382 }; 383 384 pinctrl_audmux: audmuxgrp { 385 fsl,pins = < 386 MX6QDL_PAD_KEY_ROW1__AUD5_RXD 0x130b0 /* SSI1_RXD */ 387 MX6QDL_PAD_KEY_ROW0__AUD5_TXD 0x110b0 /* SSI1_TXD */ 388 MX6QDL_PAD_KEY_COL0__AUD5_TXC 0x130b0 /* SSI1_CLK */ 389 MX6QDL_PAD_KEY_COL1__AUD5_TXFS 0x130b0 /* SSI1_FS */ 390 >; 391 }; 392 393 pinctrl_disp0_1: disp0grp-1 { 394 fsl,pins = < 395 MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 396 MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 397 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 398 MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 399 /* PAD DISP0_DAT0 is used for the Flexcan transceiver control */ 400 MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 401 MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 402 MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 403 MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 404 MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 405 MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 406 MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 407 MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 408 MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 409 MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 410 MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 411 MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 412 MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 413 MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 414 MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 415 MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 416 MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 417 MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 418 MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 419 MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 420 MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 421 MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 422 MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 423 >; 424 }; 425 426 pinctrl_disp0_2: disp0grp-2 { 427 fsl,pins = < 428 MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 429 MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 430 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 431 MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 432 MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 433 MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 434 MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 435 MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 436 MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 437 MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 438 MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 439 MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 440 MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 441 MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 442 MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 443 MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 444 MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 445 MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 446 MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 447 MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 448 MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 449 MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 450 MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 451 MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 452 MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 453 MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 454 MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 455 MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 456 >; 457 }; 458 459 pinctrl_ecspi1: ecspi1grp { 460 fsl,pins = < 461 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x0b0b0 462 MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x0b0b0 463 MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x0b0b0 464 MX6QDL_PAD_GPIO_19__ECSPI1_RDY 0x0b0b0 465 MX6QDL_PAD_EIM_EB2__GPIO2_IO30 0x0b0b0 /* SPI CS0 */ 466 MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x0b0b0 /* SPI CS1 */ 467 >; 468 }; 469 470 pinctrl_edt_ft5x06: edt-ft5x06grp { 471 fsl,pins = < 472 MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x1b0b0 /* Interrupt */ 473 MX6QDL_PAD_EIM_A16__GPIO2_IO22 0x1b0b0 /* Reset */ 474 MX6QDL_PAD_EIM_A17__GPIO2_IO21 0x1b0b0 /* Wake */ 475 >; 476 }; 477 478 pinctrl_enet: enetgrp { 479 fsl,pins = < 480 MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x1b0b0 481 MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x1b0b0 482 MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER 0x1b0b0 483 MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x1b0b0 484 MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x1b0b0 485 MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x1b0b0 486 MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x1b0b0 487 >; 488 }; 489 490 pinctrl_enet_mdio: enet-mdiogrp { 491 fsl,pins = < 492 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0 493 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0 494 >; 495 }; 496 497 pinctrl_etnphy_int: etnphy-intgrp { 498 fsl,pins = < 499 MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1b0b1 /* ETN PHY INT */ 500 >; 501 }; 502 503 pinctrl_etnphy_power: etnphy-pwrgrp { 504 fsl,pins = < 505 MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x1b0b1 /* ETN PHY POWER */ 506 >; 507 }; 508 509 pinctrl_etnphy_rst: etnphy-rstgrp { 510 fsl,pins = < 511 MX6QDL_PAD_SD3_DAT2__GPIO7_IO06 0x1b0b1 /* ETN PHY RESET */ 512 >; 513 }; 514 515 pinctrl_flexcan1: flexcan1grp { 516 fsl,pins = < 517 MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x1b0b0 518 MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b0b0 519 >; 520 }; 521 522 pinctrl_flexcan2: flexcan2grp { 523 fsl,pins = < 524 MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x1b0b0 525 MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b0b0 526 >; 527 }; 528 529 pinctrl_flexcan_xcvr: flexcan-xcvrgrp { 530 fsl,pins = < 531 MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21 0x1b0b0 /* Flexcan XCVR enable */ 532 >; 533 }; 534 535 pinctrl_gpmi_nand: gpminandgrp { 536 fsl,pins = < 537 MX6QDL_PAD_NANDF_CLE__NAND_CLE 0x0b0b1 538 MX6QDL_PAD_NANDF_ALE__NAND_ALE 0x0b0b1 539 MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0x0b0b1 540 MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0x0b000 541 MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0x0b0b1 542 MX6QDL_PAD_SD4_CMD__NAND_RE_B 0x0b0b1 543 MX6QDL_PAD_SD4_CLK__NAND_WE_B 0x0b0b1 544 MX6QDL_PAD_NANDF_D0__NAND_DATA00 0x0b0b1 545 MX6QDL_PAD_NANDF_D1__NAND_DATA01 0x0b0b1 546 MX6QDL_PAD_NANDF_D2__NAND_DATA02 0x0b0b1 547 MX6QDL_PAD_NANDF_D3__NAND_DATA03 0x0b0b1 548 MX6QDL_PAD_NANDF_D4__NAND_DATA04 0x0b0b1 549 MX6QDL_PAD_NANDF_D5__NAND_DATA05 0x0b0b1 550 MX6QDL_PAD_NANDF_D6__NAND_DATA06 0x0b0b1 551 MX6QDL_PAD_NANDF_D7__NAND_DATA07 0x0b0b1 552 >; 553 }; 554 555 pinctrl_i2c1: i2c1grp { 556 fsl,pins = < 557 MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1 558 MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1 559 >; 560 }; 561 562 pinctrl_i2c1_gpio: i2c1-gpiogrp { 563 fsl,pins = < 564 MX6QDL_PAD_EIM_D21__GPIO3_IO21 0x4001b8b1 565 MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x4001b8b1 566 >; 567 }; 568 569 pinctrl_i2c3: i2c3grp { 570 fsl,pins = < 571 MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1 572 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1 573 >; 574 }; 575 576 pinctrl_i2c3_gpio: i2c3-gpiogrp { 577 fsl,pins = < 578 MX6QDL_PAD_GPIO_3__GPIO1_IO03 0x4001b8b1 579 MX6QDL_PAD_GPIO_6__GPIO1_IO06 0x4001b8b1 580 >; 581 }; 582 583 pinctrl_kpp: kppgrp { 584 fsl,pins = < 585 MX6QDL_PAD_GPIO_9__KEY_COL6 0x1b0b1 586 MX6QDL_PAD_GPIO_4__KEY_COL7 0x1b0b1 587 MX6QDL_PAD_KEY_COL2__KEY_COL2 0x1b0b1 588 MX6QDL_PAD_KEY_COL3__KEY_COL3 0x1b0b1 589 MX6QDL_PAD_GPIO_2__KEY_ROW6 0x1b0b1 590 MX6QDL_PAD_GPIO_5__KEY_ROW7 0x1b0b1 591 MX6QDL_PAD_KEY_ROW2__KEY_ROW2 0x1b0b1 592 MX6QDL_PAD_KEY_ROW3__KEY_ROW3 0x1b0b1 593 >; 594 }; 595 596 pinctrl_lcd0_pwr: lcd0-pwrgrp { 597 fsl,pins = < 598 MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x1b0b1 /* LCD Reset */ 599 >; 600 }; 601 602 pinctrl_lcd1_pwr: lcd-pwrgrp { 603 fsl,pins = < 604 MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x1b0b1 /* LCD Power Enable */ 605 >; 606 }; 607 608 pinctrl_pwm1: pwm1grp { 609 fsl,pins = < 610 MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b1 611 >; 612 }; 613 614 pinctrl_pwm2: pwm2grp { 615 fsl,pins = < 616 MX6QDL_PAD_GPIO_1__PWM2_OUT 0x1b0b1 617 >; 618 }; 619 620 pinctrl_tsc2007: tsc2007grp { 621 fsl,pins = < 622 MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x1b0b0 /* Interrupt */ 623 >; 624 }; 625 626 pinctrl_uart1: uart1grp { 627 fsl,pins = < 628 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1 629 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1 630 >; 631 }; 632 633 pinctrl_uart1_rtscts: uart1_rtsctsgrp { 634 fsl,pins = < 635 MX6QDL_PAD_SD3_DAT1__UART1_RTS_B 0x1b0b1 636 MX6QDL_PAD_SD3_DAT0__UART1_CTS_B 0x1b0b1 637 >; 638 }; 639 640 pinctrl_uart2: uart2grp { 641 fsl,pins = < 642 MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1 643 MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1 644 >; 645 }; 646 647 pinctrl_uart2_rtscts: uart2_rtsctsgrp { 648 fsl,pins = < 649 MX6QDL_PAD_SD4_DAT5__UART2_RTS_B 0x1b0b1 650 MX6QDL_PAD_SD4_DAT6__UART2_CTS_B 0x1b0b1 651 >; 652 }; 653 654 pinctrl_uart3: uart3grp { 655 fsl,pins = < 656 MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1 657 MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1 658 >; 659 }; 660 661 pinctrl_uart3_rtscts: uart3_rtsctsgrp { 662 fsl,pins = < 663 MX6QDL_PAD_SD3_DAT3__UART3_CTS_B 0x1b0b1 664 MX6QDL_PAD_SD3_RST__UART3_RTS_B 0x1b0b1 665 >; 666 }; 667 668 pinctrl_usbh1_vbus: usbh1-vbusgrp { 669 fsl,pins = < 670 MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x1b0b0 /* USBH1_VBUSEN */ 671 >; 672 }; 673 674 pinctrl_usbotg: usbotggrp { 675 fsl,pins = < 676 MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x17059 677 >; 678 }; 679 680 pinctrl_usbotg_vbus: usbotg-vbusgrp { 681 fsl,pins = < 682 MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x1b0b0 /* USBOTG_VBUSEN */ 683 >; 684 }; 685 686 pinctrl_usdhc1: usdhc1grp { 687 fsl,pins = < 688 MX6QDL_PAD_SD1_CMD__SD1_CMD 0x070b1 689 MX6QDL_PAD_SD1_CLK__SD1_CLK 0x070b1 690 MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x070b1 691 MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x070b1 692 MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x070b1 693 MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x070b1 694 MX6QDL_PAD_SD3_CMD__GPIO7_IO02 0x170b0 /* SD1 CD */ 695 >; 696 }; 697 698 pinctrl_usdhc2: usdhc2grp { 699 fsl,pins = < 700 MX6QDL_PAD_SD2_CMD__SD2_CMD 0x070b1 701 MX6QDL_PAD_SD2_CLK__SD2_CLK 0x070b1 702 MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x070b1 703 MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x070b1 704 MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x070b1 705 MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x070b1 706 MX6QDL_PAD_SD3_CLK__GPIO7_IO03 0x170b0 /* SD2 CD */ 707 >; 708 }; 709 710 pinctrl_user_led: user-ledgrp { 711 fsl,pins = < 712 MX6QDL_PAD_EIM_A18__GPIO2_IO20 0x1b0b1 /* LED */ 713 >; 714 }; 715}; 716 717&kpp { 718 pinctrl-names = "default"; 719 pinctrl-0 = <&pinctrl_kpp>; 720 /* sample keymap */ 721 /* row/col 0,1 are mapped to KPP row/col 6,7 */ 722 linux,keymap = < 723 MATRIX_KEY(6, 6, KEY_POWER) /* 0x06060074 */ 724 MATRIX_KEY(6, 7, KEY_KP0) /* 0x06070052 */ 725 MATRIX_KEY(6, 2, KEY_KP1) /* 0x0602004f */ 726 MATRIX_KEY(6, 3, KEY_KP2) /* 0x06030050 */ 727 MATRIX_KEY(7, 6, KEY_KP3) /* 0x07060051 */ 728 MATRIX_KEY(7, 7, KEY_KP4) /* 0x0707004b */ 729 MATRIX_KEY(7, 2, KEY_KP5) /* 0x0702004c */ 730 MATRIX_KEY(7, 3, KEY_KP6) /* 0x0703004d */ 731 MATRIX_KEY(2, 6, KEY_KP7) /* 0x02060047 */ 732 MATRIX_KEY(2, 7, KEY_KP8) /* 0x02070048 */ 733 MATRIX_KEY(2, 2, KEY_KP9) /* 0x02020049 */ 734 >; 735 status = "okay"; 736}; 737 738&pwm1 { 739 pinctrl-names = "default"; 740 pinctrl-0 = <&pinctrl_pwm1>; 741 #pwm-cells = <3>; 742 status = "disabled"; 743}; 744 745&pwm2 { 746 pinctrl-names = "default"; 747 pinctrl-0 = <&pinctrl_pwm2>; 748 #pwm-cells = <3>; 749 status = "okay"; 750}; 751 752&ssi1 { 753 status = "okay"; 754}; 755 756&uart1 { 757 pinctrl-names = "default"; 758 pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_rtscts>; 759 uart-has-rtscts; 760 status = "okay"; 761}; 762 763&uart2 { 764 pinctrl-names = "default"; 765 pinctrl-0 = <&pinctrl_uart2 &pinctrl_uart2_rtscts>; 766 uart-has-rtscts; 767 status = "okay"; 768}; 769 770&uart3 { 771 pinctrl-names = "default"; 772 pinctrl-0 = <&pinctrl_uart3 &pinctrl_uart3_rtscts>; 773 uart-has-rtscts; 774 status = "okay"; 775}; 776 777&usbh1 { 778 vbus-supply = <®_usbh1_vbus>; 779 dr_mode = "host"; 780 disable-over-current; 781 status = "okay"; 782}; 783 784&usbotg { 785 vbus-supply = <®_usbotg_vbus>; 786 pinctrl-names = "default"; 787 pinctrl-0 = <&pinctrl_usbotg>; 788 dr_mode = "peripheral"; 789 disable-over-current; 790 status = "okay"; 791}; 792 793&usdhc1 { 794 pinctrl-names = "default"; 795 pinctrl-0 = <&pinctrl_usdhc1>; 796 bus-width = <4>; 797 no-1-8-v; 798 cd-gpios = <&gpio7 2 GPIO_ACTIVE_LOW>; 799 fsl,wp-controller; 800 status = "okay"; 801}; 802 803&usdhc2 { 804 pinctrl-names = "default"; 805 pinctrl-0 = <&pinctrl_usdhc2>; 806 bus-width = <4>; 807 no-1-8-v; 808 cd-gpios = <&gpio7 3 GPIO_ACTIVE_LOW>; 809 fsl,wp-controller; 810 status = "okay"; 811}; 812
