1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2/*
3 * Copyright (C) 2018 PHYTEC Messtechnik GmbH
4 * Author: Christian Hemp <c.hemp@phytec.de>
5 */
6
7#include <dt-bindings/gpio/gpio.h>
8#include <dt-bindings/regulator/dlg,da9063-regulator.h>
9
10/ {
11	aliases {
12		rtc1 = &da9062_rtc;
13		rtc2 = &snvs_rtc;
14	};
15
16	/*
17	 * Set the minimum memory size here and
18	 * let the bootloader set the real size.
19	 */
20	memory@10000000 {
21		device_type = "memory";
22		reg = <0x10000000 0x8000000>;
23	};
24
25	gpio_leds_som: somleds {
26		compatible = "gpio-leds";
27		pinctrl-names = "default";
28		pinctrl-0 = <&pinctrl_gpioleds_som>;
29
30		som-led-green {
31			label = "phycore:green";
32			gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
33			linux,default-trigger = "heartbeat";
34		};
35	};
36};
37
38&ecspi1 {
39	pinctrl-names = "default";
40	pinctrl-0 = <&pinctrl_ecspi1>;
41	cs-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
42	status = "okay";
43
44	m25p80: flash@0 {
45		compatible = "jedec,spi-nor";
46		spi-max-frequency = <20000000>;
47		reg = <0>;
48		status = "disabled";
49	};
50};
51
52&fec {
53	pinctrl-names = "default";
54	pinctrl-0 = <&pinctrl_enet>;
55	phy-handle = <&ethphy>;
56	phy-mode = "rgmii";
57	phy-supply = <&vdd_eth_io>;
58	phy-reset-gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
59	status = "disabled";
60
61	mdio {
62		#address-cells = <1>;
63		#size-cells = <0>;
64
65		ethphy: ethernet-phy@3 {
66			reg = <3>;
67			txc-skew-ps = <1680>;
68			rxc-skew-ps = <1860>;
69		};
70	};
71};
72
73&gpmi {
74	pinctrl-names = "default";
75	pinctrl-0 = <&pinctrl_gpmi_nand>;
76	nand-on-flash-bbt;
77	status = "disabled";
78};
79
80&i2c3 {
81	pinctrl-names = "default";
82	pinctrl-0 = <&pinctrl_i2c3>;
83	clock-frequency = <400000>;
84	status = "okay";
85
86	eeprom@50 {
87		compatible = "atmel,24c32";
88		reg = <0x50>;
89	};
90
91	pmic: pmic@58 {
92		compatible = "dlg,da9062";
93		pinctrl-names = "default";
94		pinctrl-0 = <&pinctrl_pmic>;
95		reg = <0x58>;
96		interrupt-parent = <&gpio1>;
97		interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
98		interrupt-controller;
99		gpio-controller;
100		#gpio-cells = <2>;
101
102		da9062_rtc: rtc {
103			compatible = "dlg,da9062-rtc";
104		};
105
106		da9062_onkey: onkey {
107			compatible = "dlg,da9062-onkey";
108		};
109
110		watchdog {
111			compatible = "dlg,da9062-watchdog";
112			dlg,use-sw-pm;
113		};
114
115		regulators {
116			vdd_arm: buck1 {
117				regulator-name = "vdd_arm";
118				regulator-min-microvolt = <925000>;
119				regulator-max-microvolt = <1380000>;
120				regulator-initial-mode = <DA9063_BUCK_MODE_SYNC>;
121				regulator-always-on;
122			};
123
124			vdd_soc: buck2 {
125				regulator-name = "vdd_soc";
126				regulator-min-microvolt = <1150000>;
127				regulator-max-microvolt = <1380000>;
128				regulator-initial-mode = <DA9063_BUCK_MODE_SYNC>;
129				regulator-always-on;
130			};
131
132			vdd_ddr3_1p5: buck3 {
133				regulator-name = "vdd_ddr3";
134				regulator-min-microvolt = <1500000>;
135				regulator-max-microvolt = <1500000>;
136				regulator-initial-mode = <DA9063_BUCK_MODE_SYNC>;
137				regulator-always-on;
138			};
139
140			vdd_eth_1p2: buck4 {
141				regulator-name = "vdd_eth";
142				regulator-min-microvolt = <1200000>;
143				regulator-max-microvolt = <1200000>;
144				regulator-initial-mode = <DA9063_BUCK_MODE_SYNC>;
145				regulator-always-on;
146			};
147
148			vdd_snvs: ldo1 {
149				regulator-name = "vdd_snvs";
150				regulator-min-microvolt = <3000000>;
151				regulator-max-microvolt = <3000000>;
152				regulator-always-on;
153			};
154
155			vdd_high: ldo2 {
156				regulator-name = "vdd_high";
157				regulator-min-microvolt = <3000000>;
158				regulator-max-microvolt = <3000000>;
159				regulator-always-on;
160			};
161
162			vdd_eth_io: ldo3 {
163				regulator-name = "vdd_eth_io";
164				regulator-min-microvolt = <2500000>;
165				regulator-max-microvolt = <2500000>;
166			};
167
168			vdd_emmc_1p8: ldo4 {
169				regulator-name = "vdd_emmc";
170				regulator-min-microvolt = <1800000>;
171				regulator-max-microvolt = <1800000>;
172			};
173		};
174	};
175};
176
177&reg_arm {
178	vin-supply = <&vdd_arm>;
179};
180
181&reg_pu {
182	vin-supply = <&vdd_soc>;
183};
184
185&reg_soc {
186	vin-supply = <&vdd_soc>;
187};
188
189&snvs_poweroff {
190	status = "okay";
191};
192
193&usdhc4 {
194	pinctrl-names = "default";
195	pinctrl-0 = <&pinctrl_usdhc4>;
196	bus-width = <8>;
197	non-removable;
198	status = "disabled";
199};
200
201&iomuxc {
202	pinctrl_enet: enetgrp {
203		fsl,pins = <
204			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
205			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
206			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
207			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
208			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
209			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
210			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
211			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
212			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
213			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
214			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
215			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
216			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
217			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
218			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
219			MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	0x1b0b0
220			MX6QDL_PAD_SD2_DAT1__GPIO1_IO14		0x1b0b0
221		>;
222	};
223
224	pinctrl_gpioleds_som: gpioledssomgrp {
225		fsl,pins = <
226			MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x1b0b0
227		>;
228	};
229
230	pinctrl_gpmi_nand: gpminandgrp {
231		fsl,pins = <
232			MX6QDL_PAD_NANDF_CLE__NAND_CLE		0xb0b1
233			MX6QDL_PAD_NANDF_ALE__NAND_ALE		0xb0b1
234			MX6QDL_PAD_NANDF_WP_B__NAND_WP_B	0xb0b1
235			MX6QDL_PAD_NANDF_RB0__NAND_READY_B	0xb000
236			MX6QDL_PAD_NANDF_CS0__NAND_CE0_B	0xb0b1
237			MX6QDL_PAD_NANDF_CS1__NAND_CE1_B	0xb0b1
238			MX6QDL_PAD_NANDF_CS2__NAND_CE2_B	0xb0b1
239			MX6QDL_PAD_NANDF_CS3__NAND_CE3_B	0xb0b1
240			MX6QDL_PAD_SD4_CMD__NAND_RE_B		0xb0b1
241			MX6QDL_PAD_SD4_CLK__NAND_WE_B		0xb0b1
242			MX6QDL_PAD_NANDF_D0__NAND_DATA00	0xb0b1
243			MX6QDL_PAD_NANDF_D1__NAND_DATA01	0xb0b1
244			MX6QDL_PAD_NANDF_D2__NAND_DATA02	0xb0b1
245			MX6QDL_PAD_NANDF_D3__NAND_DATA03	0xb0b1
246			MX6QDL_PAD_NANDF_D4__NAND_DATA04	0xb0b1
247			MX6QDL_PAD_NANDF_D5__NAND_DATA05	0xb0b1
248			MX6QDL_PAD_NANDF_D6__NAND_DATA06	0xb0b1
249			MX6QDL_PAD_NANDF_D7__NAND_DATA07	0xb0b1
250			MX6QDL_PAD_SD4_DAT0__NAND_DQS		0x00b1
251		>;
252	};
253
254	pinctrl_i2c3: i2c3grp {
255		fsl,pins = <
256			MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
257			MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
258		>;
259	};
260
261	pinctrl_ecspi1: ecspi1grp {
262		fsl,pins = <
263			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
264			MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
265			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
266			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x1b0b0
267		>;
268	};
269
270	pinctrl_pmic: pmicgrp {
271		fsl,pins = <
272			MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x1b0b0
273		>;
274	};
275
276	pinctrl_usdhc4: usdhc4grp {
277		fsl,pins = <
278			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
279			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
280			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
281			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
282			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
283			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
284			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
285			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
286			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
287			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
288		>;
289	};
290};
291