Home
last modified time | relevance | path

Searched +full:zynq +full:- +full:devcfg +full:- +full:1 (Results 1 – 5 of 5) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/fpga/
Dxilinx-zynq-fpga-mgr.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/fpga/xilinx-zynq-fpga-mgr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Xilinx Zynq FPGA Manager
10 - Michal Simek <michal.simek@xilinx.com>
14 const: xlnx,zynq-devcfg-1.0
17 maxItems: 1
20 maxItems: 1
23 maxItems: 1
[all …]
Dfpga-region.txt6 - Introduction
7 - Terminology
8 - Sequence
9 - FPGA Region
10 - Supported Use Models
11 - Device Tree Examples
12 - Constraints
82 ---------------- ----------------------------------
85 | ----| | ----------- -------- |
87 | | W | | | ----------- -------- |
[all …]
/Linux-v6.1/arch/arm/mach-zynq/
Dcommon.c1 // SPDX-License-Identifier: GPL-2.0-only
15 #include <linux/clk/zynq.h>
24 #include <linux/irqchip/arm-gic.h>
32 #include <asm/mach-types.h>
36 #include <asm/hardware/cache-l2x0.h>
47 * zynq_memory_init - Initialize special memory
50 * the 1st 512K of memory.
59 .name = "cpuidle-zynq",
63 * zynq_get_revision - Get Zynq silicon revision
65 * Return: Silicon version or -1 otherwise
[all …]
/Linux-v6.1/arch/arm/boot/dts/
Dzynq-7000.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2011 - 2014 Xilinx
7 #address-cells = <1>;
8 #size-cells = <1>;
9 compatible = "xlnx,zynq-7000";
12 #address-cells = <1>;
13 #size-cells = <0>;
16 compatible = "arm,cortex-a9";
20 clock-latency = <1000>;
21 cpu0-supply = <&regulator_vccpint>;
[all …]
/Linux-v6.1/drivers/fpga/
Dzynq-fpga.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2011-2015 Xilinx Inc.
6 * FPGA Manager Driver for Xilinx Zynq, heavily based on xdevcfg driver
13 #include <linux/dma-mapping.h>
14 #include <linux/fpga/fpga-mgr.h>
106 #define DMA_SRC_LAST_TRANSFER 1
140 writel(val, priv->io_base + offset); in zynq_fpga_write()
146 return readl(priv->io_base + offset); in zynq_fpga_read()
150 readl_poll_timeout(priv->io_base + addr, val, cond, sleep_us, \
166 first = priv->dma_elm == 0; in zynq_step_dma()
[all …]