Searched +full:xtal +full:- +full:load +full:- +full:femtofarads (Results 1 – 4 of 4) sorted by relevance
/Linux-v6.1/Documentation/devicetree/bindings/clock/ |
D | idt,versaclock5.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 16 - 5P49V5923: 17 0 -- OUT0_SEL_I2CB 18 1 -- OUT1 19 2 -- OUT2 21 - 5P49V5933: 22 0 -- OUT0_SEL_I2CB 23 1 -- OUT1 [all …]
|
/Linux-v6.1/drivers/rtc/ |
D | rtc-pcf8523.c | 1 // SPDX-License-Identifier: GPL-2.0-only 26 #define PCF8523_CONTROL3_BLF BIT(2) /* battery low bit, read-only */ 57 u32 load, value = 0; in pcf8523_load_capacitance() local 59 load = 12500; in pcf8523_load_capacitance() 60 of_property_read_u32(node, "quartz-load-femtofarads", &load); in pcf8523_load_capacitance() 62 switch (load) { in pcf8523_load_capacitance() 64 dev_warn(&pcf8523->rtc->dev, "Unknown quartz-load-femtofarads value: %d. Assuming 12500", in pcf8523_load_capacitance() 65 load); in pcf8523_load_capacitance() 74 return regmap_update_bits(pcf8523->regmap, PCF8523_REG_CONTROL1, in pcf8523_load_capacitance() 84 err = regmap_read(pcf8523->regmap, PCF8523_REG_CONTROL2, &value); in pcf8523_irq() [all …]
|
D | rtc-pcf85063.c | 1 // SPDX-License-Identifier: GPL-2.0 7 * Maintainers: http://www.nslu2-linux.org/ 12 #include <linux/clk-provider.h> 24 * https://www.nxp.com/docs/en/data-sheet/PCF85063A.pdf 25 * https://www.nxp.com/docs/en/data-sheet/PCF85063TP.pdf 27 * PCF85063A -- Rev. 7 — 30 March 2018 28 * PCF85063TP -- Rev. 4 — 6 May 2015 30 * https://www.microcrystal.com/fileadmin/Media/Products/RTC/App.Manual/RV-8263-C7_App-Manual.pdf 31 * RV8263 -- Rev. 1.0 — January 2019 87 rc = regmap_bulk_read(pcf85063->regmap, PCF85063_REG_SC, regs, in pcf85063_rtc_read_time() [all …]
|
/Linux-v6.1/drivers/clk/ |
D | clk-versaclock5.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 10 * - Use spread spectrum 11 * - Use integer divider in FOD if applicable 15 #include <linux/clk-provider.h> 27 #include <dt-bindings/clock/versaclock.h> 32 /* Factory-reserved register block */ 141 /* chip has built-in oscilator */ 206 /* Factory reserved regs, make them read-only */ in vc5_regmap_is_writeable() 210 /* Factory reserved regs, make them read-only */ in vc5_regmap_is_writeable() 226 * VersaClock5 input multiplexer between XTAL and CLKIN divider [all …]
|