/Linux-v5.10/Documentation/devicetree/bindings/usb/ |
D | amlogic,meson-g12a-usb-ctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: "http://devicetree.org/schemas/usb/amlogic,meson-g12a-usb-ctrl.yaml#" 6 $schema: "http://devicetree.org/meta-schemas/core.yaml#" 11 - Neil Armstrong <narmstrong@baylibre.com> 14 The Amlogic G12A embeds a DWC3 USB IP Core configured for USB2 and USB3 15 in host-only mode, and a DWC2 IP Core configured for USB2 peripheral mode 18 A glue connects the DWC3 core to USB2 PHYs and optionally to an USB3 PHY. 20 One of the USB2 PHYs can be re-routed in peripheral mode to a DWC2 USB IP. 25 The Amlogic A1 embeds a DWC3 USB IP Core configured for USB2 in [all …]
|
/Linux-v5.10/arch/powerpc/boot/dts/fsl/ |
D | p1020utm-pc.dtsi | 2 * P1020 UTM-PC Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 64 /* 512KB for u-boot Bootloader Image */ 65 /* 512KB for u-boot Environment Variables */ 67 label = "NOR U-Boot Image"; 68 read-only; [all …]
|
D | p1020mbg-pc.dtsi | 2 * P1020 MBG-PC Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 66 label = "NOR Vitesse-7385 Firmware"; 67 read-only; 72 /* 512KB for u-boot Bootloader Image */ 73 /* 512KB for u-boot Environment Variables */ [all …]
|
D | p1020rdb-pc.dtsi | 2 * P1020 RDB-PC Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR Vitesse-7385 Firmware"; 49 read-only; 72 /* 512KB for u-boot Bootloader Image */ 73 /* 512KB for u-boot Environment Variables */ [all …]
|
D | p1025rdb.dtsi | 2 * P1025 RDB Device Tree Source stub (no addresses or top-level ranges) 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR Vitesse-7385 Firmware"; 49 read-only; 72 /* 512KB for u-boot Bootloader Image */ 73 /* 512KB for u-boot Environment Variables */ [all …]
|
D | p1020rdb.dtsi | 2 * P1020 RDB Device Tree Source stub (no addresses or top-level ranges) 4 * Copyright 2011-2012 Freescale Semiconductor Inc. 37 #address-cells = <1>; 38 #size-cells = <1>; 39 compatible = "cfi-flash"; 41 bank-width = <2>; 42 device-width = <1>; 48 label = "NOR (RO) Vitesse-7385 Firmware"; 49 read-only; 56 read-only; [all …]
|
/Linux-v5.10/arch/arm64/boot/dts/amlogic/ |
D | meson-g12b-a311d-khadas-vim3.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 /dts-v1/; 10 #include "meson-g12b-a311d.dtsi" 11 #include "meson-khadas-vim3.dtsi" 12 #include "meson-g12b-khadas-vim3.dtsi" 19 * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential 39 phy-names = "usb2-phy0", "usb2-phy1";
|
D | meson-g12b-s922x-khadas-vim3.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 /dts-v1/; 10 #include "meson-g12b-s922x.dtsi" 11 #include "meson-khadas-vim3.dtsi" 12 #include "meson-g12b-khadas-vim3.dtsi" 19 * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential 39 phy-names = "usb2-phy0", "usb2-phy1";
|
D | meson-sm1-khadas-vim3l.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include "meson-sm1.dtsi" 10 #include "meson-khadas-vim3.dtsi" 11 #include <dt-bindings/sound/meson-g12a-tohdmitx.h> 17 vddcpu: regulator-vddcpu { 21 compatible = "pwm-regulator"; 23 regulator-name = "VDDCPU"; 24 regulator-min-microvolt = <690000>; 25 regulator-max-microvolt = <1050000>; [all …]
|
D | meson-gxm.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include "meson-gxl.dtsi" 10 compatible = "amlogic,meson-gxm"; 13 cpu-map { 47 compatible = "arm,cortex-a53"; 49 enable-method = "psci"; 50 next-level-cache = <&l2>; 52 #cooling-cells = <2>; 57 compatible = "arm,cortex-a53"; 59 enable-method = "psci"; [all …]
|
/Linux-v5.10/drivers/usb/dwc3/ |
D | dwc3-meson-g12a.c | 1 // SPDX-License-Identifier: GPL-2.0 11 * - Control registers for each USB2 Ports 12 * - Control registers for the USB PHY layer 13 * - SuperSpeed PHY can be enabled only if port is used 14 * - Dynamic OTG switching with ID change interrupt 33 /* USB2 Ports Control Registers, offsets are per-port */ 120 "usb2-phy0", "usb2-phy1", "usb2-phy2", 124 "usb2-phy0", "usb2-phy1", "usb3-phy0", 133 * correctly when only the "usb2-phy1" phy is specified on-par with the 137 "usb2-phy0", "usb2-phy1" [all …]
|
/Linux-v5.10/arch/arm/boot/dts/ |
D | armada-375-db.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * (DB-88F6720) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 12 /dts-v1/; 13 #include <dt-bindings/gpio/gpio.h> 14 #include "armada-375.dtsi" 18 compatible = "marvell,a375-db", "marvell,armada375"; 21 stdout-path = "serial0:115200n8"; 57 pinctrl-0 = <&spi0_pins>; [all …]
|
D | stm32h743i-eval.dts | 2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com> 4 * This file is dual-licensed: you can use it either under the terms 43 /dts-v1/; 45 #include "stm32h743-pinctrl.dtsi" 48 model = "STMicroelectronics STM32H743i-EVAL board"; 49 compatible = "st,stm32h743i-eval", "st,stm32h743"; 53 stdout-path = "serial0:115200n8"; 65 vdda: regulator-vdda { 66 compatible = "regulator-fixed"; 67 regulator-name = "vdda"; [all …]
|
D | at91-sama5d4_ma5d4evk.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 /dts-v1/; 7 #include "at91-sama5d4_ma5d4.dtsi" 14 stdout-path = "serial3:115200n8"; 19 atmel,vbus-gpio = <&pioE 31 GPIO_ACTIVE_HIGH>; 20 pinctrl-names = "default"; 21 pinctrl-0 = <&pinctrl_usba_vbus>; 26 num-ports = <3>; 27 atmel,vbus-gpio = <0 34 usb2: ehci@600000 { label [all …]
|
D | stm32mp157c-ev1.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 /dts-v1/; 8 #include "stm32mp157c-ed1.dts" 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 14 compatible = "st,stm32mp157c-ev1", "st,stm32mp157c-ed1", "st,stm32mp157"; 17 stdout-path = "serial0:115200n8"; 27 clk_ext_camera: clk-ext-camera { 28 #clock-cells = <0>; [all …]
|
D | stm32mp15xx-dhcor-avenger96.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 3 * Copyright (C) Linaro Ltd 2019 - All Rights Reserved 9 #include "stm32mp15xx-dhcor-io1v8.dtsi" 22 cec_clock: clk-cec-fixed { 23 #clock-cells = <0>; 24 compatible = "fixed-clock"; 25 clock-frequency = <24000000>; 29 stdout-path = "serial0:115200n8"; 32 hdmi-out { 33 compatible = "hdmi-connector"; [all …]
|
D | at91-sama5d4_xplained.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * at91-sama5d4_xplained.dts - Device Tree file for SAMA5D4 Xplained board 8 /dts-v1/; 13 compatible = "atmel,sama5d4-xplained", "atmel,sama5d4", "atmel,sama5"; 16 stdout-path = "serial0:115200n8"; 25 clock-frequency = <32768>; 29 clock-frequency = <12000000>; 36 atmel,use-dma-rx; 37 atmel,use-dma-tx; 42 cs-gpios = <&pioC 3 0>, <0>, <0>, <0>; [all …]
|
/Linux-v5.10/Documentation/devicetree/bindings/phy/ |
D | rockchip-usb-phy.txt | 1 ROCKCHIP USB2 PHY 4 - compatible: matching the soc type, one of 5 "rockchip,rk3066a-usb-phy" 6 "rockchip,rk3188-usb-phy" 7 "rockchip,rk3288-usb-phy" 8 - #address-cells: should be 1 9 - #size-cells: should be 0 12 - rockchip,grf : phandle to the syscon managing the "general 13 register files" - phy should be a child of the GRF instead 15 Sub-nodes: [all …]
|
D | rcar-gen2-phy.txt | 1 * Renesas R-Car generation 2 USB PHY 3 This file provides information on what the device node for the R-Car generation 7 - compatible: "renesas,usb-phy-r8a7742" if the device is a part of R8A7742 SoC. 8 "renesas,usb-phy-r8a7743" if the device is a part of R8A7743 SoC. 9 "renesas,usb-phy-r8a7744" if the device is a part of R8A7744 SoC. 10 "renesas,usb-phy-r8a7745" if the device is a part of R8A7745 SoC. 11 "renesas,usb-phy-r8a77470" if the device is a part of R8A77470 SoC. 12 "renesas,usb-phy-r8a7790" if the device is a part of R8A7790 SoC. 13 "renesas,usb-phy-r8a7791" if the device is a part of R8A7791 SoC. 14 "renesas,usb-phy-r8a7794" if the device is a part of R8A7794 SoC. [all …]
|
/Linux-v5.10/arch/powerpc/boot/dts/ |
D | asp834x-redboot.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 compatible = "analogue-and-micro,asp8347e"; 13 #address-cells = <1>; 14 #size-cells = <1>; 24 #address-cells = <1>; 25 #size-cells = <0>; 30 d-cache-line-size = <32>; 31 i-cache-line-size = <32>; 32 d-cache-size = <32768>; [all …]
|
D | mpc834x_mds.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; 35 i-cache-size = <32768>; [all …]
|
D | mpc5125twr.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 7 * Reworked by Matteo Facchinetti (engineering@sirius-es.it) 11 #include <dt-bindings/clock/mpc512x-clock.h> 13 /dts-v1/; 18 #address-cells = <1>; 19 #size-cells = <1>; 20 interrupt-parent = <&ipic>; 29 #address-cells = <1>; 30 #size-cells = <0>; 35 d-cache-line-size = <0x20>; // 32 bytes [all …]
|
/Linux-v5.10/arch/arm64/boot/dts/marvell/ |
D | armada-3720-db.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * (DB-88F3720-DDR3) 7 * Gregory CLEMENT <gregory.clement@free-electrons.com> 14 /dts-v1/; 16 #include <dt-bindings/gpio/gpio.h> 17 #include "armada-372x.dtsi" 20 model = "Marvell Armada 3720 Development Board DB-88F3720-DDR3"; 21 compatible = "marvell,armada-3720-db", "marvell,armada3720", "marvell,armada3710"; 24 stdout-path = "serial0:115200n8"; 32 exp_usb3_vbus: usb3-vbus { [all …]
|
/Linux-v5.10/arch/arm64/boot/dts/ti/ |
D | k3-j7200-common-proc-board.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com/ 6 /dts-v1/; 8 #include "k3-j7200-som-p0.dtsi" 9 #include <dt-bindings/net/ti-dp83867.h> 10 #include <dt-bindings/mux/ti-serdes.h> 14 stdout-path = "serial2:115200n8"; 20 mcu_cpsw_pins_default: mcu-cpsw-pins-default { 21 pinctrl-single,pins = < 37 mcu_mdio_pins_default: mcu-mdio1-pins-default { [all …]
|
/Linux-v5.10/drivers/phy/allwinner/ |
D | phy-sun4i-usb.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Copyright (C) 2014-2015 Hans de Goede <hdegoede@redhat.com> 18 #include <linux/extcon-provider.h> 30 #include <linux/phy/phy-sun4i-usb.h> 82 /* A83T specific control bits for PHY0 */ 140 /* phy0 / otg related variables */ 157 container_of((phy), struct sun4i_usb_phy_data, phys[(phy)->index]) 165 iscr = readl(data->base + REG_ISCR); in sun4i_usb_phy0_update_iscr() 168 writel(iscr, data->base + REG_ISCR); in sun4i_usb_phy0_update_iscr() 195 u32 temp, usbc_bit = BIT(phy->index * 2); in sun4i_usb_phy_write() [all …]
|