Home
last modified time | relevance | path

Searched full:than (Results 1 – 25 of 5638) sorted by relevance

12345678910>>...226

/Linux-v6.6/tools/perf/pmu-events/arch/x86/graniterapids/
Dmemory.json3 …mly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
10 …ency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer…
15 …omly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
22 …ency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer
27 …mly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
34 …ency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer…
39 …omly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
46 …ency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer
51 …domly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
58 …tency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/tigerlake/
Dmemory.json19 …mly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
26 …ency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer…
31 …omly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
38 …ency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer
43 …mly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
50 …ency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer…
55 …omly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
62 …ency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer
67 …domly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
74 …tency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/meteorlake/
Dmemory.json124 …ly selected loads when the latency from first dispatch to completion is greater than 1024 cycles.",
131 …ncy from first dispatch to completion is greater than 1024 cycles. Reported latency may be longer…
137 …mly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
144 …ency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer…
150 …omly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
157 …ency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer
163 …ly selected loads when the latency from first dispatch to completion is greater than 2048 cycles.",
170 …ncy from first dispatch to completion is greater than 2048 cycles. Reported latency may be longer…
176 …mly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
183 …ency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer…
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/alderlake/
Dmemory.json116 …mly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
123 …ency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer…
129 …omly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
136 …ency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer
142 …mly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
149 …ency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer…
155 …omly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
162 …ency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer
168 …domly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
175 …tency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/sapphirerapids/
Dmemory.json53 …mly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
60 …ency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer…
65 …omly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
72 …ency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer
77 …mly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
84 …ency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer…
89 …omly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
96 …ency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer
101 …domly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
108 …tency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer
[all …]
/Linux-v6.6/drivers/gpu/drm/vc4/tests/
Dvc4_test_pv_muxing.c295 VC4_PV_MUXING_TEST("More than 3 outputs: DSI0, HDMI0, DSI1, TXP",
300 VC4_PV_MUXING_TEST("More than 3 outputs: DSI0, VEC, DSI1, TXP",
305 VC4_PV_MUXING_TEST("More than 3 outputs: DPI, HDMI0, DSI1, TXP",
310 VC4_PV_MUXING_TEST("More than 3 outputs: DPI, VEC, DSI1, TXP",
490 VC5_PV_MUXING_TEST("More than 3 outputs: DPI, VEC, TXP, DSI1",
495 VC5_PV_MUXING_TEST("More than 3 outputs: DPI, VEC, TXP, HDMI0",
500 VC5_PV_MUXING_TEST("More than 3 outputs: DPI, VEC, TXP, HDMI1",
505 VC5_PV_MUXING_TEST("More than 3 outputs: DPI, VEC, DSI1, HDMI0",
510 VC5_PV_MUXING_TEST("More than 3 outputs: DPI, VEC, DSI1, HDMI1",
515 VC5_PV_MUXING_TEST("More than 3 outputs: DPI, VEC, HDMI0, HDMI1",
[all …]
/Linux-v6.6/Documentation/ABI/testing/
Dsysfs-tty30 sysfs rather than via ioctls.
39 sysfs rather than via ioctls.
48 sysfs rather than via ioctls.
57 sysfs rather than via ioctls.
66 sysfs rather than via ioctls.
75 sysfs rather than via ioctls.
84 sysfs rather than via ioctls.
93 sysfs rather than via ioctls.
102 sysfs rather than via ioctls.
111 sysfs rather than via ioctls.
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/rocketlake/
Dmemory.json75 …mly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
82 …ency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer…
87 …omly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
94 …ency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer
99 …mly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
106 …ency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer…
111 …omly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
118 …ency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer
123 …domly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
130 …tency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/icelake/
Dmemory.json75 …mly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
82 …ency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer…
87 …omly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
94 …ency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer
99 …mly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
106 …ency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer…
111 …omly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
118 …ency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer
123 …domly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
130 …tency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/icelakex/
Dmemory.json19 …mly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
26 …ency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer…
31 …omly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
38 …ency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer
43 …mly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
50 …ency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer…
55 …omly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
62 …ency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer
67 …domly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
74 …tency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/powerpc/power8/
Dmemory.json53 …"BriefDescription": "Final Pump Scope (Group) ended up either larger or smaller than Initial Pump …
54 …"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pu…
59 …"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a…
60 …"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pu…
84 …"PublicDescription": "Final Pump Scope(system) to get data sourced, ended up larger than Initial P…
89 …"BriefDescription": "Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group…
90 …"PublicDescription": "Final Pump Scope(system) to get data sourced, ended up larger than Initial P…
119 …"BriefDescription": "Final Pump Scope (Group) ended up either larger or smaller than Initial Pump …
120 …"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pu…
125 …"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a…
[all …]
/Linux-v6.6/drivers/net/can/dev/
Dbittiming.c22 NL_SET_ERR_MSG_FMT(extack, "sjw: %u greater than max sjw: %u", in can_sjw_check()
29 "sjw: %u greater than phase-seg1: %u", in can_sjw_check()
36 "sjw: %u greater than phase-seg2: %u", in can_sjw_check()
59 NL_SET_ERR_MSG_FMT(extack, "prop-seg + phase-seg1: %u less than tseg1-min: %u", in can_fixup_bittiming()
64 NL_SET_ERR_MSG_FMT(extack, "prop-seg + phase-seg1: %u greater than tseg1-max: %u", in can_fixup_bittiming()
69 NL_SET_ERR_MSG_FMT(extack, "phase-seg2: %u less than tseg2-min: %u", in can_fixup_bittiming()
74 NL_SET_ERR_MSG_FMT(extack, "phase-seg2: %u greater than tseg2-max: %u", in can_fixup_bittiming()
95 NL_SET_ERR_MSG_FMT(extack, "resulting brp: %u less than brp-min: %u", in can_fixup_bittiming()
100 NL_SET_ERR_MSG_FMT(extack, "resulting brp: %u greater than brp-max: %u", in can_fixup_bittiming()
/Linux-v6.6/Documentation/filesystems/
Dinotify.rst33 An fd-per-watch quickly consumes more file descriptors than are allowed,
34 more fd's than are feasible to manage, and more fd's than are optimally
37 A watch consumes less memory than an open file, separating the number
72 Additionally, it _is_ possible to more than one instance and
73 juggle more than one queue and thus more than one associated fd. There
75 process can easily want more than one queue.
/Linux-v6.6/drivers/net/ethernet/intel/i40e/
Di40e_lan_hmc.h14 * The sizes of the variables may be larger than needed due to crossing byte
21 u16 cpuid; /* bigger than needed, see above for reason */
25 u16 dbuff; /* bigger than needed, see above for reason */
27 u16 hbuff; /* bigger than needed, see above for reason */
36 u32 rxmax; /* bigger than needed, see above for reason */
41 u16 lrxqthresh; /* bigger than needed, see above for reason */
47 * The sizes of the variables may be larger than needed due to crossing byte
/Linux-v6.6/arch/arm/nwfpe/
Dfpa11_cprt.c34 /* Hint to GCC that we'd like a jump table rather than a load of CMPs */ in EmulateCPRT()
157 comparison (cheaper than an 80-bit one). */ in PerformComparison()
221 /* test for less than condition */ in PerformComparison()
229 /* test for greater than or equal condition */ in PerformComparison()
247 /* test for less than condition */ in PerformComparison()
255 /* test for greater than or equal condition */ in PerformComparison()
268 /* test for less than condition */ in PerformComparison()
276 /* test for greater than or equal condition */ in PerformComparison()
294 /* test for less than condition */ in PerformComparison()
302 /* test for greater than or equal condition */ in PerformComparison()
[all …]
/Linux-v6.6/tools/testing/selftests/net/forwarding/
Dtc_tunnel_key.sh121 check_err $? "packet smaller than MTU was not tunneled"
125 check_err $? "packet bigger than MTU matched nofrag (nofrag was set)"
127 check_err $? "packet bigger than MTU matched firstfrag (nofrag was set)"
129 check_err $? "packet bigger than MTU matched nofirstfrag (nofrag was set)"
135 check_err $? "packet bigger than MTU matched nofrag (nofrag was unset)"
137 check_err $? "packet bigger than MTU didn't match firstfrag (nofrag was unset) "
139 check_err $? "packet bigger than MTU didn't match nofirstfrag (nofrag was unset) "
/Linux-v6.6/Documentation/networking/
Dipsec.rst20 defined in section 3, is not smaller than the size of the original
26 datagram fragmentation when the expanded datagram is larger than the
31 where IP datagrams of size smaller than the threshold are sent in the
37 is smaller than the threshold or the compressed len is larger than original
/Linux-v6.6/arch/x86/math-emu/
DREADME74 a value of pi which is accurate to more than 128 bits. As a consequence,
75 the reduced argument is accurate to more than 64 bits for arguments up
76 to a few pi, and accurate to more than 64 bits for most arguments,
96 therefore now fully re-entrant, rather than having just the restricted
103 are fewer than those which applied to the 1.xx series of the emulator.
113 (a) the operands have a higher precision than the current setting of the
116 (c) the magnitude of the exact result (before rounding) is less than 2^-16382.
146 greater than 0xffff appear to be illegal in vm86 mode but are quite
229 than that of an Intel 80486 FPU.
241 arguments greater than pi/4 can be thought of as being related to the
[all …]
Dreg_round.S49 | smaller than the magnitude of the correct exact result by an amount |
50 | greater than zero and less than one ls bit of the significand. |
53 | less than 0x80000000 <=> the significand is less than 1/2 an ls |
54 | bit smaller than the magnitude of the |
57 | smaller than the magnitude of the true |
59 | greater than 0x80000000 <=> the significand is more than 1/2 an ls |
60 | bit smaller than the magnitude of the |
214 jc LCheck_truncate_24 /* less than half, no increment needed */
216 jne LGreater_Half_24 /* greater than half, increment needed */
220 jnz LGreater_Half_24 /* greater than half, increment needed */
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/jaketown/
Duncore-power.json142than or equal to the frequency that is configured in the filter. One can use all four counters wi…
150than or equal to the frequency that is configured in the filter. One can use all four counters wi…
158than or equal to the frequency that is configured in the filter. One can use all four counters wi…
166than or equal to the frequency that is configured in the filter. One can use all four counters wi…
/Linux-v6.6/Documentation/driver-api/thermal/
Dcpu-idle-cooling.rst26 budget lower than the requested one and under-utilize the CPU, thus
28 with a power less than the requested power budget and the next OPP
48 belong to the same cluster, with a duration greater than the cluster
132 - It is less than or equal to the latency we tolerate when the
137 - It is greater than the idle state’s target residency we want to go
148 ... which is more than the sustainable power (or there is something
177 Practically, if the running power is less than the targeted power, we
180 running power greater than the targeted power.
192 * The injected idle duration must be greater than the idle state
/Linux-v6.6/drivers/gpu/drm/i915/display/
Dintel_tv_regs.h39 /* Selects progressive mode rather than interlaced */
247 /* Offset of the start of vsync in field 1, measured in one less than the
253 * Offset of the start of vsync in field 2, measured in one less than the
265 /* Offset of the start of equalization in field 1, measured in one less than
271 * Offset of the start of equalization in field 2, measured in one less than
279 * Offset to start of vertical colorburst, measured in one less than the
285 * Offset to the end of vertical colorburst, measured in one less than the
293 * Offset to start of vertical colorburst, measured in one less than the
299 * Offset to the end of vertical colorburst, measured in one less than the
307 * Offset to start of vertical colorburst, measured in one less than the
[all …]
/Linux-v6.6/tools/perf/pmu-events/arch/x86/goldmont/
Dfrontend.json35 …"BriefDescription": "References per ICache line. This event counts differently than Intel processo…
38 …r when a branch target is to a new line.\r\nThis event counts differently than Intel processors ba…
43 …ine that are available in the ICache (hit). This event counts differently than Intel processors ba…
46 …line, and that cache line is in the ICache. This event counts differently than Intel processors ba…
51 …hat are not available in the ICache (miss). This event counts differently than Intel processors ba…
54 …, and that cache line is not in the ICache. This event counts differently than Intel processors ba…
/Linux-v6.6/tools/perf/pmu-events/arch/x86/goldmontplus/
Dfrontend.json35 …"BriefDescription": "References per ICache line. This event counts differently than Intel processo…
38 …r when a branch target is to a new line.\r\nThis event counts differently than Intel processors ba…
43 …ine that are available in the ICache (hit). This event counts differently than Intel processors ba…
46 …line, and that cache line is in the ICache. This event counts differently than Intel processors ba…
51 …hat are not available in the ICache (miss). This event counts differently than Intel processors ba…
54 …, and that cache line is not in the ICache. This event counts differently than Intel processors ba…
/Linux-v6.6/drivers/cpuidle/governors/
Dteo.c18 * timer events are two or more orders of magnitude more frequent than any
30 * consider idle duration values greater than the sleep length, because the
35 * a CPU is likely to be significantly shorter than the sleep length and selects
57 * situations in which the measured idle duration is so much shorter than the
59 * shallower than the one whose bin is fallen into by the sleep length (these
80 * than the candidate one (it represents the cases in which the CPU was not
85 * shallower than the candidate one.
87 * 2. If the second sum is greater than the first one or the third sum is
88 * greater than %NR_RECENT / 2, the CPU is likely to wake up early, so look
91 * - Traverse the idle states shallower than the candidate one in the
[all …]

12345678910>>...226