Home
last modified time | relevance | path

Searched full:ss_clk (Results 1 – 8 of 8) sorted by relevance

/Linux-v5.10/Documentation/devicetree/bindings/crypto/
Dallwinner,sun4i-a10-crypto.yaml81 clocks = <&ahb_gates 5>, <&ss_clk>;
/Linux-v5.10/drivers/usb/host/
Dxhci-tegra.c239 struct clk *ss_clk; member
728 err = clk_prepare_enable(tegra->ss_clk); in tegra_xusb_clk_enable()
759 clk_disable_unprepare(tegra->ss_clk); in tegra_xusb_clk_enable()
771 clk_disable_unprepare(tegra->ss_clk); in tegra_xusb_clk_disable()
1362 tegra->ss_clk = devm_clk_get(&pdev->dev, "xusb_ss"); in tegra_xusb_probe()
1363 if (IS_ERR(tegra->ss_clk)) { in tegra_xusb_probe()
1364 err = PTR_ERR(tegra->ss_clk); in tegra_xusb_probe()
1430 tegra->ss_clk, in tegra_xusb_probe()
/Linux-v5.10/drivers/clk/sunxi-ng/
Dccu-sun5i.c362 static SUNXI_CCU_MP_WITH_MUX_GATE(ss_clk, "ss", mod0_default_parents, 0x09c,
571 &ss_clk.common,
698 [CLK_SS] = &ss_clk.common.hw,
831 [CLK_SS] = &ss_clk.common.hw,
942 [CLK_SS] = &ss_clk.common.hw,
Dccu-sun8i-a33.c349 static SUNXI_CCU_MP_WITH_MUX_GATE(ss_clk, "ss", mod0_default_parents, 0x09c,
549 &ss_clk.common,
678 [CLK_SS] = &ss_clk.common.hw,
Dccu-sun8i-a83t.c435 static SUNXI_CCU_MP_WITH_MUX_GATE(ss_clk, "ss", mod0_default_parents,
659 &ss_clk.common,
764 [CLK_SS] = &ss_clk.common.hw,
Dccu-sun4i-a10.c523 static SUNXI_CCU_MP_WITH_MUX_GATE(ss_clk, "ss", mod0_default_parents, 0x09c,
966 &ss_clk.common,
1153 [CLK_SS] = &ss_clk.common.hw,
1319 [CLK_SS] = &ss_clk.common.hw,
Dccu-sun9i-a80.c487 static struct ccu_mp ss_clk = { variable
872 &ss_clk.common,
1018 [CLK_SS] = &ss_clk.common.hw,
Dccu-sun6i-a31.c435 static SUNXI_CCU_MP_WITH_MUX_GATE(ss_clk, "ss", mod0_default_parents, 0x09c,
891 &ss_clk.common,
1079 [CLK_SS] = &ss_clk.common.hw,