/Linux-v5.4/Documentation/devicetree/bindings/input/rmi4/ |
D | rmi_spi.txt | 1 Synaptics RMI4 SPI Device Binding 5 bindings for devices using the SPI transport driver. Complete documentation 10 - compatible: syna,rmi4-spi 11 - reg: Chip select address for the device 12 - #address-cells: Set to 1 to indicate that the function child nodes 14 - #size-cells: Set to 0 to indicate that the function child nodes do not 18 - interrupts: interrupt which the rmi device is connected to. 19 See Documentation/devicetree/bindings/interrupt-controller/interrupts.txt 21 - spi-rx-delay-us: microsecond delay after a read transfer. 22 - spi-tx-delay-us: microsecond delay after a write transfer. [all …]
|
/Linux-v5.4/drivers/iio/gyro/ |
D | adxrs450.c | 1 // SPDX-License-Identifier: GPL-2.0-only 10 #include <linux/delay.h> 14 #include <linux/spi/spi.h> 25 /* The MSB for the spi commands */ 67 * struct adxrs450_state - device instance specific data 68 * @us: actual spi_device 69 * @buf_lock: mutex to protect tx and rx 71 * @rx: receive buffer 74 struct spi_device *us; member 77 __be32 rx; member [all …]
|
/Linux-v5.4/Documentation/devicetree/bindings/spi/ |
D | spi-controller.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/spi/spi-controller.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: SPI Controller Generic Binding 10 - Mark Brown <broonie@kernel.org> 13 SPI busses can be described with a node for the SPI controller device 14 and a set of child nodes for each SPI slave on the bus. The system SPI 15 controller may be described for use in SPI master mode or in SPI slave mode, 20 pattern: "^spi(@.*|-[0-9a-f])*$" [all …]
|
/Linux-v5.4/net/nfc/nci/ |
D | spi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 11 #include <linux/spi/spi.h> 12 #include <linux/crc-ccitt.h> 37 /* a NULL skb means we just want the SPI chip select line to raise */ in __nci_spi_send() 39 t.tx_buf = skb->data; in __nci_spi_send() 40 t.len = skb->len; in __nci_spi_send() 47 t.delay_usecs = nspi->xfer_udelay; in __nci_spi_send() 48 t.speed_hz = nspi->xfer_speed_hz; in __nci_spi_send() 53 return spi_sync(nspi->spi, &m); in __nci_spi_send() 60 unsigned int payload_len = skb->len; in nci_spi_send() [all …]
|
/Linux-v5.4/arch/arm/boot/dts/ |
D | ste-u300.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree for the ST-Ericsson U300 Machine and SoC 6 /dts-v1/; 9 model = "ST-Ericsson U300"; 11 #address-cells = <1>; 12 #size-cells = <1>; 30 vana15-supply = <&ab3100_ldo_d_reg>; 35 compatible = "stericsson,u300-syscon", "syscon"; 38 #clock-cells = <0>; 39 compatible = "fixed-clock"; [all …]
|
D | at91sam9x5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC 11 #include <dt-bindings/dma/at91.h> 12 #include <dt-bindings/pinctrl/at91.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/clock/at91.h> 18 #address-cells = <1>; 19 #size-cells = <1>; 22 interrupt-parent = <&aic>; [all …]
|
D | r8a7791-koelsch.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 * Copyright (C) 2013-2014 Renesas Solutions Corp. 11 * SSI-AK4643 38 /dts-v1/; 40 #include <dt-bindings/gpio/gpio.h> 41 #include <dt-bindings/input/input.h> 60 stdout-path = "serial0:115200n8"; 74 #address-cells = <1>; 75 #size-cells = <1>; 79 compatible = "gpio-keys"; [all …]
|
D | dra76-evm.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2017 Texas Instruments Incorporated - http://www.ti.com/ 5 /dts-v1/; 8 #include "dra7-evm-common.dtsi" 9 #include "dra76x-mmc-iodelay.dtsi" 10 #include <dt-bindings/net/ti-dp83867.h> 14 compatible = "ti,dra76-evm", "ti,dra762", "ti,dra7"; 21 vsys_12v0: fixedregulator-vsys12v0 { 23 compatible = "regulator-fixed"; 24 regulator-name = "vsys_12v0"; [all …]
|
D | r8a7790.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car H2 (R8A77900) SoC 6 * Copyright (C) 2013-2014 Renesas Solutions Corp. 10 #include <dt-bindings/clock/r8a7790-cpg-mssr.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/power/r8a7790-sysc.h> 17 #address-cells = <2>; 18 #size-cells = <2>; 46 compatible = "fixed-clock"; [all …]
|
/Linux-v5.4/include/linux/iio/imu/ |
D | adis.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 6 * Author: Lars-Peter Clausen <lars@metafoo.de> 12 #include <linux/spi/spi.h> 26 * struct adis_data - ADIS chip variant specific data 27 * @read_delay: SPI delay for read operations in us 28 * @write_delay: SPI delay for write operations in us 29 * @cs_change_delay: SPI delay between CS changes in us 58 struct spi_device *spi; member 71 uint8_t rx[4]; member 75 struct spi_device *spi, const struct adis_data *data); [all …]
|
/Linux-v5.4/Documentation/networking/ |
D | pktgen.txt | 4 ------------------------------------ 6 Enable CONFIG_NET_PKTGEN to compile and build pktgen either in-kernel 29 overload type of benchmarking, as this could hurt the normal use-case. 32 # ethtool -G ethX tx 1024 40 TX ring cause delay. Drivers usually delay cleaning up the 41 ring-buffers for various performance reasons, and packets stalling 45 (Intel 82599 chip). This driver (ixgbe) combines TX+RX ring cleanups, 46 and the cleanup interval is affected by the ethtool --coalesce setting 47 of parameter "rx-usecs". 50 # ethtool -C ethX rx-usecs 30 [all …]
|
/Linux-v5.4/arch/powerpc/boot/dts/ |
D | ac14xx.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 14 #address-cells = <1>; 15 #size-cells = <1>; 26 timebase-frequency = <40000000>; /* 40 MHz (csb/4) */ 27 bus-frequency = <160000000>; /* 160 MHz csb bus */ 28 clock-frequency = <400000000>; /* 400 MHz ppc core */ 49 compatible = "cfi-flash"; 51 #address-cells = <1>; 52 #size-cells = <1>; 53 bank-width = <2>; [all …]
|
/Linux-v5.4/drivers/spi/ |
D | spi-mpc512x-psc.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * MPC512x PSC in SPI mode driver. 7 * Hongjun Chen <hong-jun.chen@freescale.com> 22 #include <linux/delay.h> 24 #include <linux/spi/spi.h> 40 switch (mps->type) { \ 42 struct mpc52xx_psc __iomem *psc = mps->psc; \ 43 __ret = &psc->regname; \ 47 struct mpc5125_psc __iomem *psc = mps->psc; \ 48 __ret = &psc->regname; \ [all …]
|
D | spi-rockchip.c | 1 // SPDX-License-Identifier: GPL-2.0-only 4 * Author: Addy Ke <addy.ke@rock-chips.com> 14 #include <linux/spi/spi.h> 18 #define DRIVER_NAME "rockchip-spi" 25 /* SPI register offsets */ 66 /* ss_n to sclk_out delay */ 149 /* sclk_out: spi master internal logic in rk3x can support 50Mhz */ 153 * SPI_CTRLR1 is 16-bits, so we should support lengths of 0xffff + 1. However, 171 void *rx; member 190 writel_relaxed((enable ? 1U : 0U), rs->regs + ROCKCHIP_SPI_SSIENR); in spi_enable_chip() [all …]
|
D | spi-sifive.c | 1 // SPDX-License-Identifier: GPL-2.0 5 // SiFive SPI controller driver (master mode only) 15 #include <linux/spi/spi.h> 31 #define SIFIVE_SPI_REG_DELAY0 0x28 /* Delay control 0 */ 32 #define SIFIVE_SPI_REG_DELAY1 0x2c /* Delay control 1 */ 35 #define SIFIVE_SPI_REG_RXDATA 0x4c /* Rx FIFO data */ 37 #define SIFIVE_SPI_REG_RXMARK 0x54 /* Rx FIFO watermark */ 38 #define SIFIVE_SPI_REG_FCTRL 0x60 /* SPI flash interface control */ 39 #define SIFIVE_SPI_REG_FFMT 0x64 /* SPI flash instruction format */ 96 struct completion done; /* wake-up from interrupt */ [all …]
|
D | spi-bcm2835.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Driver for Broadcom BCM2835 SPI Controllers 10 * spi-ath79.c, Copyright (C) 2009-2011 Gabor Juhos <juhosg@openwrt.org> 11 * spi-atmel.c, Copyright (C) 2006 Atmel Corporation 17 #include <linux/delay.h> 18 #include <linux/dma-mapping.h> 32 #include <linux/spi/spi.h> 34 /* SPI register offsets */ 75 #define DRV_NAME "spi-bcm2835" 81 "time in us to run a transfer in polling mode\n"); [all …]
|
D | spi-sprd.c | 1 // SPDX-License-Identifier: GPL-2.0 6 #include <linux/dma-mapping.h> 7 #include <linux/dma/sprd-dma.h> 18 #include <linux/spi/spi.h> 125 /* Default & maximum word delay cycles */ 178 * SPI transmission time. in sprd_spi_transfer_max_timeout() 180 u32 size = t->bits_per_word * SPRD_SPI_FIFO_SIZE; in sprd_spi_transfer_max_timeout() 181 u32 bit_time_us = DIV_ROUND_UP(USEC_PER_SEC, ss->hw_speed_hz); in sprd_spi_transfer_max_timeout() 184 * There is an interval between data and the data in our SPI hardware, in sprd_spi_transfer_max_timeout() 187 u32 interval_cycle = SPRD_SPI_FIFO_SIZE * ss->word_delay; in sprd_spi_transfer_max_timeout() [all …]
|
D | spi-stm32.c | 1 // SPDX-License-Identifier: GPL-2.0 3 // STMicroelectronics STM32 SPI Controller driver (master mode only) 5 // Copyright (C) 2017, STMicroelectronics - All Rights Reserved 10 #include <linux/delay.h> 19 #include <linux/spi/spi.h> 23 /* STM32F4 SPI registers */ 72 /* STM32F4 SPI Baud Rate min/max divisor */ 76 /* STM32H7 SPI registers */ 153 /* STM32H7 SPI Master Baud Rate min/max divisor */ 157 /* STM32H7 SPI Communication mode */ [all …]
|
D | spi-bcm-qspi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Driver for Broadcom BRCMSTB, NSP, NS2, Cygnus SPI Controllers 9 #include <linux/delay.h> 21 #include <linux/spi/spi.h> 22 #include <linux/spi/spi-mem.h> 25 #include "spi-bcm-qspi.h" 131 /* stop at end of spi_transfer if delay */ 138 /* events that make us stop filling TX slots */ 143 /* events that make us deassert CS */ 224 return qspi->bspi_mode; in has_bspi() [all …]
|
/Linux-v5.4/arch/arm64/boot/dts/nvidia/ |
D | tegra210.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/clock/tegra210-car.h> 3 #include <dt-bindings/gpio/tegra-gpio.h> 4 #include <dt-bindings/memory/tegra210-mc.h> 5 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 6 #include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h> 7 #include <dt-bindings/reset/tegra210-car.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/thermal/tegra124-soctherm.h> 13 interrupt-parent = <&lic>; [all …]
|
/Linux-v5.4/arch/arm64/boot/dts/qcom/ |
D | qcs404.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/clock/qcom,gcc-qcs404.h> 6 #include <dt-bindings/clock/qcom,turingcc-qcs404.h> 7 #include <dt-bindings/clock/qcom,rpmcc.h> 8 #include <dt-bindings/power/qcom-rpmpd.h> 9 #include <dt-bindings/thermal/thermal.h> 12 interrupt-parent = <&intc>; 14 #address-cells = <2>; 15 #size-cells = <2>; [all …]
|
D | msm8916.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved. 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/qcom,gcc-msm8916.h> 8 #include <dt-bindings/reset/qcom,gcc-msm8916.h> 9 #include <dt-bindings/clock/qcom,rpmcc.h> 10 #include <dt-bindings/thermal/thermal.h> 13 interrupt-parent = <&intc>; 15 #address-cells = <2>; 16 #size-cells = <2>; [all …]
|
/Linux-v5.4/drivers/input/rmi4/ |
D | rmi_spi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2011-2016 Synaptics Incorporated 11 #include <linux/spi/spi.h> 38 struct spi_device *spi; member 55 struct spi_device *spi = rmi_spi->spi; in rmi_spi_manage_pools() local 56 int buf_size = rmi_spi->xfer_buf_size in rmi_spi_manage_pools() 57 ? rmi_spi->xfer_buf_size : RMI_SPI_DEFAULT_XFER_BUF_SIZE; in rmi_spi_manage_pools() 68 tmp = rmi_spi->rx_buf; in rmi_spi_manage_pools() 69 buf = devm_kcalloc(&spi->dev, buf_size, 2, in rmi_spi_manage_pools() 72 return -ENOMEM; in rmi_spi_manage_pools() [all …]
|
/Linux-v5.4/drivers/tty/serial/ |
D | max3100.c | 1 // SPDX-License-Identifier: GPL-2.0+ 9 * always asking us for attention. 29 * The initial minor number is 209 in the low-density serial port: 38 #include <linux/delay.h> 44 #include <linux/spi/spi.h> 94 struct spi_device *spi; member 102 * (bits 0-7, bits 8-11 are irqs) */ 111 int rx_enabled; /* if we should rx chars */ 143 if (s->parity & MAX3100_PARITY_ODD) in max3100_do_parity() 148 if (s->parity & MAX3100_7BIT) in max3100_do_parity() [all …]
|
/Linux-v5.4/arch/arm64/boot/dts/rockchip/ |
D | rk3399.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3399-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3399-power.h> 12 #include <dt-bindings/thermal/thermal.h> 17 interrupt-parent = <&gic>; 18 #address-cells = <2>; [all …]
|