Home
last modified time | relevance | path

Searched +full:rk +full:- +full:nand (Results 1 – 5 of 5) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/mtd/
Drockchip,nand-controller.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mtd/rockchip,nand-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Rockchip SoCs NAND FLASH Controller (NFC)
10 - $ref: "nand-controller.yaml#"
13 - Heiko Stuebner <heiko@sntech.de>
18 - const: rockchip,px30-nfc
19 - const: rockchip,rk2928-nfc
20 - const: rockchip,rv1108-nfc
[all …]
/Linux-v6.1/arch/arm/boot/dts/
Dbcm4708-linksys-ea6500-v2.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
4 * Copyright (C) 2018 Rene Kjellerup <rk.katana.steel@gmail.com>
7 /dts-v1/;
10 #include "bcm5301x-nand-cs0-bch8.dtsi"
13 compatible = "linksys,ea6500-v2", "brcm,bcm4708";
25 gpio-keys {
26 compatible = "gpio-keys";
28 button-wps {
34 button-restart {
Drk3066a-mk808.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
7 #include <dt-bindings/input/input.h>
20 stdout-path = "serial2:115200n8";
28 adc-keys {
29 compatible = "adc-keys";
30 io-channels = <&saradc 1>;
31 io-channel-names = "buttons";
32 keyup-threshold-microvolt = <2500000>;
33 poll-interval = <100>;
[all …]
Dat91-nattis-2-natte-2.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * at91-nattis-2-natte-2.dts - Device Tree file for the Linea/Nattis board
9 /dts-v1/;
10 #include "at91-linea.dtsi"
11 #include "at91-natte.dtsi"
14 model = "Axentia Linea-Nattis v2 Natte v2";
15 compatible = "axentia,nattis-2", "axentia,natte-2", "axentia,linea",
18 gpio-keys {
19 compatible = "gpio-keys";
21 key-wakeup {
[all …]
/Linux-v6.1/drivers/mtd/nand/raw/
Drockchip-nand-controller.c1 // SPDX-License-Identifier: GPL-2.0 OR MIT
3 * Rockchip NAND Flash controller driver.
5 * Author: Yifeng Zhao <yifeng.zhao@rock-chips.com>
10 #include <linux/dma-mapping.h>
27 * NAND Page Data Layout:
31 * nand_chip->oob_poi data layout:
35 /* NAND controller register definition */
63 #define DMA_INC_NUM (9) /* 1 - 16 */
198 return (u8 *)p + i * chip->ecc.size; in rk_nfc_buf_to_data_ptr()
205 poi = chip->oob_poi + i * NFC_SYS_DATA_SIZE; in rk_nfc_buf_to_oob_ptr()
[all …]