Searched +full:r9a09g011 +full:- +full:pinctrl (Results 1 – 4 of 4) sorted by relevance
/Linux-v6.1/arch/arm64/boot/dts/renesas/ |
D | r9a09g011.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/clock/r9a09g011-cpg.h> 12 compatible = "renesas,r9a09g011"; 13 #address-cells = <2>; 14 #size-cells = <2>; 18 compatible = "fixed-clock"; 19 #clock-cells = <0>; 21 clock-frequency = <0>; 25 #address-cells = <1>; [all …]
|
D | r9a09g011-v2mevk2.dts | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 * Device Tree Source for the RZ/V2M (r9a09g011) Evaluation Kit Board 8 /dts-v1/; 9 #include "r9a09g011.dtsi" 10 #include <dt-bindings/pinctrl/rzv2m-pinctrl.h> 14 compatible = "renesas,rzv2mevk2", "renesas,r9a09g011"; 22 stdout-path = "serial0:115200n8"; 41 renesas,no-ether-link; 42 phy-handle = <&phy0>; 43 phy-mode = "gmii"; [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/pinctrl/ |
D | renesas,rzv2m-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/renesas,rzv2m-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Geert Uytterhoeven <geert+renesas@glider.be> 11 - Phil Edworthy <phil.edworthy@renesas.com> 15 Pin multiplexing and GPIO configuration is performed on a per-pin basis. 22 const: renesas,r9a09g011-pinctrl # RZ/V2M 27 gpio-controller: true 29 '#gpio-cells': [all …]
|
/Linux-v6.1/drivers/pinctrl/renesas/ |
D | pinctrl-rzv2m.c | 1 // SPDX-License-Identifier: GPL-2.0 18 #include <linux/pinctrl/pinconf-generic.h> 19 #include <linux/pinctrl/pinconf.h> 20 #include <linux/pinctrl/pinctrl.h> 21 #include <linux/pinctrl/pinmux.h> 24 #include <dt-bindings/pinctrl/rzv2m-pinctrl.h> 30 #define DRV_NAME "pinctrl-rzv2m" 144 rzv2m_writel_we(pctrl->base + DI_MSK(port), pin, 1); in rzv2m_pinctrl_set_pfc_mode() 145 rzv2m_writel_we(pctrl->base + EN_MSK(port), pin, 1); in rzv2m_pinctrl_set_pfc_mode() 148 addr = pctrl->base + PFSEL(port) + (pin / 4) * 4; in rzv2m_pinctrl_set_pfc_mode() [all …]
|