/Linux-v5.10/Documentation/devicetree/bindings/rtc/ |
D | nxp,pcf8523.txt | 8 - quartz-load-femtofarads: The capacitive load of the quartz(x-tal), 17 quartz-load-femtofarads = <7000>;
|
D | nxp,pcf85063.txt | 12 - quartz-load-femtofarads: The capacitive load of the quartz(x-tal), 21 quartz-load-femtofarads = <12500>;
|
D | rtc.yaml | 29 quartz-load-femtofarads: 32 The capacitive load of the quartz(x-tal), expressed in femto
|
/Linux-v5.10/drivers/rtc/ |
D | rtc-pcf8523.c | 104 of_property_read_u32(client->dev.of_node, "quartz-load-femtofarads", in pcf8523_load_capacitance() 109 dev_warn(&client->dev, "Unknown quartz-load-femtofarads value: %d. Assuming 12500", in pcf8523_load_capacitance()
|
D | rtc-pcf85063.c | 350 of_property_read_u32(np, "quartz-load-femtofarads", &load); in pcf85063_load_capacitance() 354 dev_warn(&pcf85063->rtc->dev, "Unknown quartz-load-femtofarads value: %d. Assuming 7000", in pcf85063_load_capacitance()
|
D | Kconfig | 908 chips with integrated quartz crystal for industrial applications.
|
/Linux-v5.10/drivers/media/dvb-frontends/ |
D | stv0900_core.c | 295 dprintk("%s: Mclk set to %d, Quartz = %d\n", __func__, mclk, in stv0900_set_mclk() 296 intp->quartz); in stv0900_set_mclk() 299 m_div = ((clk_sel * mclk) / intp->quartz) - 1; in stv0900_set_mclk() 302 intp->quartz); in stv0900_set_mclk() 1392 intp->quartz = p_init->dmd_ref_clk; in stv0900_init_internal() 1493 intp->mclk = stv0900_get_mclk_freq(intp, intp->quartz); in stv0900_init_internal() 1534 bitrate = (stv0900_get_mclk_freq(intp, intp->quartz)/1000000) in stv0900_status()
|
D | stv0900_priv.h | 287 s32 quartz; member
|
D | stv0910.c | 805 u32 quartz = state->base->extclk / 1000000; in set_mclock() local 807 u32 ndiv = (fphi * odf * idf) / quartz; in set_mclock() 858 fvco = (quartz * 2 * ndiv) / idf; in set_mclock()
|
/Linux-v5.10/arch/mips/include/asm/ |
D | mc146818-time.h | 77 * battery and quartz) will not reset the oscillator and will not in mc146818_set_rtc_mmss()
|
/Linux-v5.10/Documentation/devicetree/bindings/net/ |
D | stm32-dwmac.yaml | 55 - description: For MPU family, used for PHY without quartz
|
/Linux-v5.10/arch/powerpc/platforms/chrp/ |
D | time.c | 120 * battery and quartz) will not reset the oscillator and will not in chrp_set_rtc_time()
|
/Linux-v5.10/arch/powerpc/platforms/maple/ |
D | time.c | 116 * battery and quartz) will not reset the oscillator and will not in maple_set_rtc_time()
|
/Linux-v5.10/drivers/media/tuners/ |
D | mt2266.c | 114 #define FREF 30000 // Quartz oscillator 30 MHz
|
D | mt2060.c | 186 #define FREF 16000 // Quartz oscillator 16 MHz
|
D | qt1010.c | 103 #define FREQ2 4000000 /* 4 MHz Quartz oscillator in the stick? */ in qt1010_set_params()
|
/Linux-v5.10/include/sound/ |
D | vx_core.h | 349 VX_CLOCK_MODE_INTERNAL, /* fixed to internal quartz */
|
/Linux-v5.10/drivers/isdn/hardware/mISDN/ |
D | hfcmulti.c | 983 "with QUARTZ\n", hc->id, hc); in hfcmulti_resync() 989 "Schedule QUARTZ for HFC-E1\n"); in hfcmulti_resync() 990 hc->e1_resync |= 4; /* switch quartz */ in hfcmulti_resync() 994 "QUARTZ is automatically " in hfcmulti_resync() 2411 "Enable QUARTZ for HFC-E1\n"); in handle_timer_irq() 2412 /* set jatt to quartz */ in handle_timer_irq() 3946 "(clock from QUARTZ)\n", in hfcmulti_initmode()
|
/Linux-v5.10/drivers/media/i2c/ |
D | s5k4ecgx.c | 1028 MODULE_AUTHOR("Seok-Young Jang <quartz.jang@samsung.com>");
|
/Linux-v5.10/sound/pci/pcxhr/ |
D | pcxhr.c | 244 case PCXHR_CLOCK_TYPE_INTERNAL : /* clock by quartz or pll */ in pcxhr_get_clock_reg()
|
/Linux-v5.10/sound/pci/ |
D | rme32.c | 146 #define RME32_RCR_KMODE (1 << 30) /* card mode: 1=PLL, 0=quartz */
|
/Linux-v5.10/Documentation/admin-guide/media/ |
D | bttv.rst | 885 .. [#f3] Daughterboard M118-A w/ pic 16c54 and 4 MHz quartz
|
/Linux-v5.10/kernel/time/ |
D | timekeeping.c | 2334 * if the quartz is off by more than 10% then in timekeeping_validate_timex()
|
/Linux-v5.10/Documentation/sound/kernel-api/ |
D | writing-an-alsa-driver.rst | 3027 (to save a quartz!). In this case, change the field ``bus->clock`` to
|
/Linux-v5.10/drivers/tty/serial/8250/ |
D | 8250_pci.c | 453 * 16954 quad UART PCI chip clocked by 18.432 MHz quartz.
|