Searched full:qdsp6ss (Results 1 – 12 of 12) sorted by relevance
| /Linux-v6.1/Documentation/devicetree/bindings/clock/ |
| D | qcom,sc7280-lpasscc.yaml | 37 - description: LPASS qdsp6ss register
42 - const: qdsp6ss
61 reg-names = "qdsp6ss", "top_cc";
|
| D | qcom,lpasscc.txt | 14 "cc", "qdsp6ss".
24 reg-names = "cc", "qdsp6ss";
|
| /Linux-v6.1/drivers/remoteproc/ |
| D | qcom_q6v5_adsp.c | 39 /*QDSP6SS register offsets*/
356 /* Enable the QDSP6SS sleep clock */ in adsp_start()
515 dev_err(adsp->dev, "failed to map QDSP6SS registers\n"); in adsp_init_mmio()
|
| D | qcom_q6v5_mss.c | 65 /* QDSP6SS Register Offsets */
94 /* QDSP6SS CBCR */
621 dev_err(qproc->dev, "QDSP6SS Sleep clock timed out\n"); in q6v5proc_reset()
649 dev_err(qproc->dev, "QDSP6SS Sleep clock timed out\n"); in q6v5proc_reset()
662 dev_err(qproc->dev, "QDSP6SS XO clock timed out\n"); in q6v5proc_reset()
|
| D | qcom_q6v5_wcss.c | 310 /* Remove reset to the WCNSS QDSP6SS */ in q6v5_wcss_qcs404_power_on()
374 /* Program the QDSP6SS PWR_CTL register */ in q6v5_wcss_qcs404_power_on()
|
| /Linux-v6.1/drivers/clk/qcom/ |
| D | lpasscc-sdm845.c | 128 lpass_regmap_config.name = "qdsp6ss"; in lpass_cc_sdm845_probe()
|
| D | lpasscc-sc7280.c | 121 lpass_regmap_config.name = "qdsp6ss"; in lpass_cc_sc7280_probe()
|
| /Linux-v6.1/Documentation/devicetree/bindings/remoteproc/ |
| D | qcom,qcs404-cdsp-pil.yaml | 24 The base address and size of the qdsp6ss register
|
| D | qcom,sdm845-adsp-pil.yaml | 24 The base address and size of the qdsp6ss register
|
| D | qcom,sc7280-wpss-pil.yaml | 24 The base address and size of the qdsp6ss register
|
| /Linux-v6.1/arch/arm64/boot/dts/qcom/ |
| D | sc7280.dtsi | 2183 reg-names = "qdsp6ss", "top_cc";
|
| D | sdm845.dtsi | 5005 reg-names = "cc", "qdsp6ss";
|
