/Linux-v5.15/drivers/spi/ |
D | spi-pl022.c | 3 * A driver for the ARM PL022 PrimeCell SSP/SPI bus master. 12 * Initial adoption to PL022 by: 27 #include <linux/amba/pl022.h> 312 * for PL022 derivates 333 * struct pl022 - This is the private SSP driver data structure 367 struct pl022 { struct 433 * @pl022: SSP driver private data structure 440 static void internal_cs_control(struct pl022 *pl022, u32 command) in internal_cs_control() argument 444 tmp = readw(SSP_CSR(pl022->virtbase)); in internal_cs_control() 446 tmp &= ~BIT(pl022->cur_cs); in internal_cs_control() [all …]
|
/Linux-v5.15/Documentation/devicetree/bindings/spi/ |
D | spi-pl022.yaml | 4 $id: http://devicetree.org/schemas/spi/spi-pl022.yaml# 7 title: ARM PL022 SPI controller 20 const: arm,pl022 27 - const: arm,pl022 46 pl022,autosuspend-delay: 52 pl022,rt: 81 pl022,interface: 89 pl022,com-mode: 98 pl022,rx-level-trig: 104 pl022,tx-level-trig: [all …]
|
D | qcom,spi-qup.txt | 66 compatible = "arm,pl022-dummy"; 75 compatible = "arm,pl022-dummy"; 84 compatible = "arm,pl022-dummy"; 94 compatible = "arm,pl022-dummy";
|
/Linux-v5.15/arch/arm/boot/dts/ |
D | spear1310-evb.dts | 355 pl022,hierarchy = <0>; 356 pl022,interface = <0>; 357 pl022,slave-tx-disable; 358 pl022,com-mode = <0>; 359 pl022,rx-level-trig = <0>; 360 pl022,tx-level-trig = <0>; 361 pl022,ctrl-len = <0x7>; 362 pl022,wait-state = <0>; 363 pl022,duplex = <0>; 388 pl022,hierarchy = <0>; [all …]
|
D | spear1340-evb.dts | 448 pl022,hierarchy = <0>; 449 pl022,interface = <0>; 450 pl022,slave-tx-disable; 451 pl022,com-mode = <0x2>; 452 pl022,rx-level-trig = <0>; 453 pl022,tx-level-trig = <0>; 454 pl022,ctrl-len = <0x11>; 455 pl022,wait-state = <0>; 456 pl022,duplex = <0>; 464 pl022,hierarchy = <0>; [all …]
|
D | lpc3250-phy3250.dts | 208 pl022,interface = <0>; 209 pl022,com-mode = <0>; 210 pl022,rx-level-trig = <1>; 211 pl022,tx-level-trig = <1>; 212 pl022,ctrl-len = <11>; 213 pl022,wait-state = <0>; 214 pl022,duplex = <0>;
|
D | hi3519.dtsi | 127 compatible = "arm,pl022", "arm,primecell"; 139 compatible = "arm,pl022", "arm,primecell"; 151 compatible = "arm,pl022", "arm,primecell";
|
D | spear320.dtsi | 61 compatible = "arm,pl022", "arm,primecell"; 71 compatible = "arm,pl022", "arm,primecell";
|
D | ste-dbx5x0.dtsi | 742 compatible = "arm,pl022", "arm,primecell"; 758 compatible = "arm,pl022", "arm,primecell"; 774 compatible = "arm,pl022", "arm,primecell"; 791 compatible = "arm,pl022", "arm,primecell"; 808 compatible = "arm,pl022", "arm,primecell"; 825 compatible = "arm,pl022", "arm,primecell";
|
/Linux-v5.15/arch/arm64/boot/dts/broadcom/northstar2/ |
D | ns2-svk.dts | 116 pl022,hierarchy = <0>; 117 pl022,interface = <0>; 118 pl022,slave-tx-disable = <0>; 119 pl022,com-mode = <0>; 120 pl022,rx-level-trig = <1>; 121 pl022,tx-level-trig = <1>; 122 pl022,ctrl-len = <11>; 123 pl022,wait-state = <0>; 124 pl022,duplex = <0>; 140 pl022,hierarchy = <0>; [all …]
|
/Linux-v5.15/arch/arm64/boot/dts/amd/ |
D | amd-overdrive.dts | 55 pl022,hierarchy = <0>; 56 pl022,interface = <0>; 57 pl022,com-mode = <0x0>; 58 pl022,rx-level-trig = <0>; 59 pl022,tx-level-trig = <0>;
|
D | amd-overdrive-rev-b0.dts | 74 pl022,hierarchy = <0>; 75 pl022,interface = <0>; 76 pl022,com-mode = <0x0>; 77 pl022,rx-level-trig = <0>; 78 pl022,tx-level-trig = <0>;
|
D | amd-overdrive-rev-b1.dts | 78 pl022,hierarchy = <0>; 79 pl022,interface = <0>; 80 pl022,com-mode = <0x0>; 81 pl022,rx-level-trig = <0>; 82 pl022,tx-level-trig = <0>;
|
D | husky.dts | 74 pl022,hierarchy = <0>; 75 pl022,interface = <0>; 76 pl022,com-mode = <0x0>; 77 pl022,rx-level-trig = <0>; 78 pl022,tx-level-trig = <0>;
|
D | amd-seattle-soc.dtsi | 112 compatible = "arm,pl022", "arm,primecell"; 122 compatible = "arm,pl022", "arm,primecell";
|
/Linux-v5.15/Documentation/devicetree/bindings/gpio/ |
D | spear_spics.txt | 3 SPEAr platform provides a provision to control chipselects of ARM PL022 Prime 5 PL022 control. If chipselect remain under PL022 control then they would be 12 directly control each PL022 chipselect. Hence, it is natural for SPEAr to export
|
/Linux-v5.15/arch/arm64/boot/dts/toshiba/ |
D | tmpv7708.dtsi | 336 compatible = "arm,pl022", "arm,primecell"; 348 compatible = "arm,pl022", "arm,primecell"; 360 compatible = "arm,pl022", "arm,primecell"; 372 compatible = "arm,pl022", "arm,primecell"; 384 compatible = "arm,pl022", "arm,primecell"; 396 compatible = "arm,pl022", "arm,primecell"; 408 compatible = "arm,pl022", "arm,primecell";
|
/Linux-v5.15/arch/arm/mach-spear/ |
D | spear320.c | 16 #include <linux/amba/pl022.h> 221 OF_DEV_AUXDATA("arm,pl022", SPEAR3XX_ICM1_SSP_BASE, NULL, 225 OF_DEV_AUXDATA("arm,pl022", SPEAR320_SSP0_BASE, NULL, 227 OF_DEV_AUXDATA("arm,pl022", SPEAR320_SSP1_BASE, NULL,
|
D | spear1310.c | 16 #include <linux/amba/pl022.h>
|
D | spear3xx.c | 16 #include <linux/amba/pl022.h>
|
/Linux-v5.15/drivers/gpio/ |
D | gpio-spear-spics.c | 24 * Provision is available on some SPEAr SoCs to control ARM PL022 spi cs 25 * through system registers. This register lies outside spi (pl022) 29 * (out of 4 possible chipselects in pl022) can be made low to select
|
/Linux-v5.15/include/linux/amba/ |
D | pl022.h | 3 * include/linux/amba/pl022.h 12 * Initial adoption to PL022 by: 65 * this feature is only available in ST versionf of PL022
|
/Linux-v5.15/drivers/clk/spear/ |
D | spear6xx_clock.c | 331 clk_register_clkdev(clk, NULL, "ssp-pl022.0"); in spear6xx_clk_init() 335 clk_register_clkdev(clk, NULL, "ssp-pl022.1"); in spear6xx_clk_init() 339 clk_register_clkdev(clk, NULL, "ssp-pl022.2"); in spear6xx_clk_init()
|
/Linux-v5.15/arch/arm64/boot/dts/lg/ |
D | lg1312.dtsi | 172 compatible = "arm,pl022", "arm,primecell"; 179 compatible = "arm,pl022", "arm,primecell";
|
D | lg1313.dtsi | 172 compatible = "arm,pl022", "arm,primecell"; 179 compatible = "arm,pl022", "arm,primecell";
|