Home
last modified time | relevance | path

Searched full:phases (Results 1 – 25 of 155) sorted by relevance

1234567

/Linux-v5.15/drivers/hwmon/pmbus/
Dtps53679.c38 #define TPS53681_MFR_SPECIFIC_20 0xe4 /* Number of phases, per page */
83 info->phases[0] = (ret & 0x07) + 1; in tps53679_identify_phases()
180 info->phases[0] = phases_a; in tps53676_identify()
183 info->phases[1] = phases_b; in tps53676_identify()
192 * For reading the total output current (READ_IOUT) for all phases, in tps53681_read_word_data()
194 * FFh to access all phases simultaneously. PHASE may also be set to in tps53681_read_word_data()
197 * current for all phases if the phase is set to 0xff. Instead, it in tps53681_read_word_data()
198 * appears to report the current of one of the phases. Override phase in tps53681_read_word_data()
262 info->phases[0] = 6; in tps53679_probe()
Dmp2975.c151 * calculated above and total rail current divided by number phases. in mp2975_read_phase()
157 return max_t(int, DIV_ROUND_CLOSEST(ret, data->info.phases[page]), in mp2975_read_phase()
354 for (i = 0 ; i < info->phases[0]; i++) in mp2975_set_phase_rail1()
363 /* Set phases for rail 2 from upper to lower. */ in mp2975_set_phase_rail2()
383 info->phases[0] = ret & GENMASK(3, 0); in mp2975_identify_multiphase()
388 * Rail 1 can be set to 8 phases, while rail 2 can only be set to 4 in mp2975_identify_multiphase()
389 * phases at most. When rail 1’s phase count is configured as 0, rail in mp2975_identify_multiphase()
393 if (info->phases[0] > MP2975_MAX_PHASE_RAIL1) in mp2975_identify_multiphase()
397 num_phases2 = min(MP2975_MAX_PHASE_RAIL1 - info->phases[0], in mp2975_identify_multiphase()
399 if (info->phases[1] && info->phases[1] <= num_phases2) in mp2975_identify_multiphase()
[all …]
Ducd9200.c147 * specific commands will apply to all phases of a given page (rail). in ucd9200_probe()
149 * READ_IOUT will return the sum of currents of all phases of a rail, in ucd9200_probe()
151 * for the the phases of the rail. in ucd9200_probe()
Dpmbus.h378 #define PMBUS_PHASES 10 /* Maximum number of phases per page */
405 #define PMBUS_PHASE_VIRTUAL BIT(30) /* Phases on this page are virtual */
413 u8 phases[PMBUS_PAGES]; /* Number of phases per page */ member
Dmax16601.c213 * If REG_DEFAULT_NUM_POP returns 0, we don't know how many phases in max16601_identify()
218 info->phases[0] = reg; in max16601_identify()
241 .phases[0] = MAX16601_NUM_PHASES,
Dpim4328.c187 info->phases[0] = 2; in pim4328_probe()
194 info->phases[0] = 2; in pim4328_probe()
/Linux-v5.15/Documentation/driver-api/pm/
Ddevices.rst134 they are called in phases for every device, respecting the parent-child
266 System Power Management Phases
269 Suspending or resuming the system is done in several phases. Different phases
274 callbacks. The various phases always run after tasks have been frozen and
275 before they are unfrozen. Furthermore, the ``*_noirq`` phases run at a time
279 All phases use PM domain, bus, type, class or driver callbacks (that is, methods
316 the phases are: ``prepare``, ``suspend``, ``suspend_late``, ``suspend_noirq``.
323 suspend-related phases, during the ``prepare`` phase the device
342 ``suspend_noirq`` phases as well as all of the corresponding phases of
389 "quiesce device" and "save device state" phases, in which cases
[all …]
/Linux-v5.15/Documentation/hwmon/
Dmp2888.rst25 - Programmable Multi-Phase up to 10 Phases.
46 - 'n' is number of configured phases (from 1 to 10);
48 - indexes 2 ... 1 + n for phases.
Dpmbus-core.rst169 support multiple phases, the phase parameter can be ignored. If the chip
170 supports multiple phases, a phase value of 0xff indicates all phases.
210 If the chip does not support multiple phases, the phase parameter is
211 ignored. Otherwise, a phase value of 0xff selects all phases.
220 not support multiple phases, the phase parameter is ignored. Otherwise, a phase
221 value of 0xff selects all phases.
Dmp2975.rst60 - 'k' is number of configured phases (from 1 to 8);
63 - indexes 2*n+1 ... 2*n + k for phases.
Dmax15301.rst82 temp1_input Measured maximum temperature of all phases.
/Linux-v5.15/Documentation/devicetree/bindings/mmc/
Drockchip-dw-mshc.yaml69 to control the clock phases, "ciu-sample" is required for tuning
79 low speeds or in case where all phases work at tuning time.
82 rockchip,desired-num-phases:
/Linux-v5.15/drivers/mmc/host/
Ddw_mmc-rockchip.c63 /* Make sure we use phases which we can enumerate with */ in dw_mci_rk3288_set_ios()
186 * one since testing bad phases is slow. Skip in dw_mci_rk3288_execute_tuning()
200 dev_warn(host->dev, "All phases bad!"); in dw_mci_rk3288_execute_tuning()
213 dev_info(host->dev, "All phases work, using default phase %d.", in dw_mci_rk3288_execute_tuning()
270 if (of_property_read_u32(np, "rockchip,desired-num-phases", in dw_mci_rk3288_parse_dt()
Dsdhci-of-aspeed.c200 const struct mmc_clk_phase *phases, in aspeed_sdhci_phases_to_taps() argument
203 taps->valid = phases->valid; in aspeed_sdhci_phases_to_taps()
205 if (!phases->valid) in aspeed_sdhci_phases_to_taps()
208 taps->in = aspeed_sdhci_phase_to_tap(dev, rate, phases->in_deg); in aspeed_sdhci_phases_to_taps()
209 taps->out = aspeed_sdhci_phase_to_tap(dev, rate, phases->out_deg); in aspeed_sdhci_phases_to_taps()
/Linux-v5.15/Documentation/power/
Dpci.rst431 management callbacks for this purpose. They are executed in phases such that
433 belonging to the given subsystem before the next phase begins. These phases
440 be preserved, such as one of the ACPI sleep states S1-S3, the phases are:
444 The following PCI bus type's callbacks, respectively, are used in these phases::
509 S1-S3, into the working state (ACPI S0), the phases are:
514 phases::
562 to be free) in the following three phases:
573 The other two phases, however, are different.
591 back to the fully functional state and this is done in the following phases:
617 three phases:
[all …]
/Linux-v5.15/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dhwmgr_ppt.h41 uint8_t phases; member
68 uint8_t phases; member
/Linux-v5.15/drivers/gpu/drm/i915/gem/
Di915_gem_pm.c45 struct list_head *phases[] = { in i915_gem_suspend_late() local
76 for (phase = phases; *phase; phase++) { in i915_gem_suspend_late()
/Linux-v5.15/tools/power/pm-graph/
Dbootgraph.py221 phases = ['kernel', 'user'] variable in Data
255 for p in data.phases:
279 for phase in self.phases:
382 for p in data.phases:
544 for p in data.phases:
555 for p in data.phases:
567 for phase in data.phases:
620 # draw a legend which describes the phases by color
624 for phase in data.phases:
671 for p in data.phases:
Dsleepgraph.py1339 # phases {
1340 # 10 sequential, non-overlapping phases of S/R
1421 # called when phases are all finished being added
1547 phases = self.sortedPhases()
1548 tgtdev = self.sourceDevice(phases, start, end, pid, 'device')
1555 tgtdev = self.sourceDevice(phases, start, end, pid, 'thread')
1754 phases = self.dmesg.keys()
1756 count = len(phases) if order < 0 else order
1758 while phase in phases:
1808 def phaseOverlap(self, phases): argument
[all …]
/Linux-v5.15/drivers/media/platform/ti-vpe/
Dsc.h161 /* number of phases supported by the polyphase scalers */
181 * num phases x num sets(luma and chroma) x num taps(aligned) x coeff size
/Linux-v5.15/drivers/nfc/pn544/
Dpn544.c335 u8 phases = 0; in pn544_hci_start_poll() local
366 phases |= 1; /* Type A */ in pn544_hci_start_poll()
368 phases |= (1 << 2); /* Type F 212 */ in pn544_hci_start_poll()
369 phases |= (1 << 3); /* Type F 424 */ in pn544_hci_start_poll()
372 phases |= (1 << 5); /* NFC active */ in pn544_hci_start_poll()
375 PN544_PL_RDPHASES, &phases, 1); in pn544_hci_start_poll()
/Linux-v5.15/include/scsi/
Dscsi_transport_spi.h40 unsigned int support_dt:1; /* allows DT phases */
41 unsigned int support_dt_only; /* disallows ST phases */
/Linux-v5.15/kernel/time/
Dtick-sched.h32 * it is reset during irq handling phases.
/Linux-v5.15/Documentation/crypto/
Dintro.rst57 following phases that are reflected in the API calls applicable to such
/Linux-v5.15/Documentation/admin-guide/mm/
Dmemory-hotplug.rst55 Phases of Memory Hotplug
58 Memory hotplug consists of two phases:
72 Phases of Memory Hotunplug
75 Memory hotunplug consists of two phases:

1234567