Home
last modified time | relevance | path

Searched +full:mt7986 +full:- +full:eth (Results 1 – 7 of 7) sorted by relevance

/Linux-v6.1/arch/arm64/boot/dts/mediatek/
Dmt7986a.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/clock/mt7986-clk.h>
10 #include <dt-bindings/reset/mt7986-resets.h>
13 interrupt-parent = <&gic>;
14 #address-cells = <2>;
15 #size-cells = <2>;
18 compatible = "fixed-clock";
19 clock-frequency = <40000000>;
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/net/
Dmediatek,net.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lorenzo Bianconi <lorenzo@kernel.org>
11 - Felix Fietkau <nbd@nbd.name>
20 - mediatek,mt2701-eth
21 - mediatek,mt7623-eth
22 - mediatek,mt7622-eth
23 - mediatek,mt7629-eth
24 - mediatek,mt7986-eth
[all …]
/Linux-v6.1/drivers/clk/mediatek/
DMakefile1 # SPDX-License-Identifier: GPL-2.0
2 obj-$(CONFIG_COMMON_CLK_MEDIATEK) += clk-mtk.o clk-pll.o clk-gate.o clk-apmixed.o clk-cpumux.o rese…
4 obj-$(CONFIG_COMMON_CLK_MT6765) += clk-mt6765.o
5 obj-$(CONFIG_COMMON_CLK_MT6765_AUDIOSYS) += clk-mt6765-audio.o
6 obj-$(CONFIG_COMMON_CLK_MT6765_CAMSYS) += clk-mt6765-cam.o
7 obj-$(CONFIG_COMMON_CLK_MT6765_IMGSYS) += clk-mt6765-img.o
8 obj-$(CONFIG_COMMON_CLK_MT6765_MIPI0ASYS) += clk-mt6765-mipi0a.o
9 obj-$(CONFIG_COMMON_CLK_MT6765_MMSYS) += clk-mt6765-mm.o
10 obj-$(CONFIG_COMMON_CLK_MT6765_VCODECSYS) += clk-mt6765-vcodec.o
11 obj-$(CONFIG_COMMON_CLK_MT6779) += clk-mt6779.o
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/pinctrl/
Dmediatek,mt7986-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt7986-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek MT7986 Pin Controller
10 - Sean Wang <sean.wang@kernel.org>
13 The MediaTek's MT7986 Pin controller is used to control SoC pins.
18 - mediatek,mt7986a-pinctrl
19 - mediatek,mt7986b-pinctrl
25 reg-names:
[all …]
/Linux-v6.1/drivers/net/ethernet/mediatek/
Dmtk_wed.c1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <linux/dma-mapping.h>
40 regmap_update_bits(dev->hw->regs, reg, mask | val, val); in wed_m32()
90 if (dev->wlan.bus_type == MTK_WED_BUS_PCIE) { in mtk_wed_assign()
91 hw = hw_list[pci_domain_nr(dev->wlan.pci_dev->bus)]; in mtk_wed_assign()
95 if (!hw->wed_dev) in mtk_wed_assign()
98 if (hw->version == 1) in mtk_wed_assign()
101 /* MT7986 WED devices do not have any pcie slot restrictions */ in mtk_wed_assign()
103 /* MT7986 PCIE or AXI */ in mtk_wed_assign()
106 if (hw && !hw->wed_dev) in mtk_wed_assign()
[all …]
Dmtk_eth_soc.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (C) 2009-2016 John Crispin <blogic@openwrt.org>
5 * Copyright (C) 2009-2016 Felix Fietkau <nbd@openwrt.org>
6 * Copyright (C) 2013-2016 Michael Lee <igvtee@gmail.com>
30 static int mtk_msg_level = -1;
32 MODULE_PARM_DESC(msg_level, "Message level (-1=defaults,0=none,...,16=all)");
176 void mtk_w32(struct mtk_eth *eth, u32 val, unsigned reg) in mtk_w32() argument
178 __raw_writel(val, eth->base + reg); in mtk_w32()
181 u32 mtk_r32(struct mtk_eth *eth, unsigned reg) in mtk_r32() argument
183 return __raw_readl(eth->base + reg); in mtk_r32()
[all …]
/Linux-v6.1/drivers/pinctrl/mediatek/
Dpinctrl-mt7986.c1 // SPDX-License-Identifier: GPL-2.0
3 * The MT7986 driver based on Linux generic pinctrl binding.
9 #include "pinctrl-moore.h"
20 * enum - Locking variants of the iocfg bases
22 * MT7986 have multiple bases to program pin configuration listed as the below:
33 * +------------------------+
42 * +------------------------+
47 * +------------------------+
50 * 6 | +---------+ |
54 * 2 | +---------+ |
[all …]