Home
last modified time | relevance | path

Searched full:msi (Results 1 – 25 of 1116) sorted by relevance

12345678910>>...45

/Linux-v6.1/drivers/pci/controller/
Dpcie-iproc-msi.c9 #include <linux/msi.h>
34 /* Size of each MSI address region */
52 * struct iproc_msi_grp - iProc MSI group
54 * One MSI group is allocated per GIC interrupt, serviced by one iProc MSI
57 * @msi: pointer to iProc MSI data
62 struct iproc_msi *msi; member
68 * struct iproc_msi - iProc event queue based MSI
70 * Only meant to be used on platforms without MSI support integrated into the
74 * @reg_offsets: MSI register offsets
75 * @grps: MSI groups
[all …]
Dpcie-altera-msi.c3 * Altera PCIe MSI support
14 #include <linux/msi.h>
41 static inline void msi_writel(struct altera_msi *msi, const u32 value, in msi_writel() argument
44 writel_relaxed(value, msi->csr_base + reg); in msi_writel()
47 static inline u32 msi_readl(struct altera_msi *msi, const u32 reg) in msi_readl() argument
49 return readl_relaxed(msi->csr_base + reg); in msi_readl()
55 struct altera_msi *msi; in altera_msi_isr() local
61 msi = irq_desc_get_handler_data(desc); in altera_msi_isr()
63 while ((status = msi_readl(msi, MSI_STATUS)) != 0) { in altera_msi_isr()
64 for_each_set_bit(bit, &status, msi->num_of_vectors) { in altera_msi_isr()
[all …]
Dpci-xgene-msi.c3 * APM X-Gene MSI Driver
12 #include <linux/msi.h>
27 struct xgene_msi *msi; member
48 .name = "X-Gene1 MSI",
62 * X-Gene v1 has 16 groups of MSI termination registers MSInIRx, where
85 * Each index register supports 16 MSI vectors (0..15) to generate interrupt.
86 * There are total 16 GIC IRQs assigned for these 16 groups of MSI termination
89 * Each MSI termination group has 1 MSIINTn register (n is 0..15) to indicate
90 * the MSI pending status caused by 1 of its 8 index registers.
94 static u32 xgene_msi_ir_read(struct xgene_msi *msi, in xgene_msi_ir_read() argument
[all …]
Dpcie-brcmstb.c19 #include <linux/msi.h>
153 /* MSI target addresses */
240 int nr; /* No. of MSI available, depends on chip */
254 struct brcm_msi *msi; member
440 .name = "BRCM STB PCIe MSI",
447 /* Multi MSI is supported by the controller, but not by this driver */
456 struct brcm_msi *msi; in brcm_pcie_msi_isr() local
461 msi = irq_desc_get_handler_data(desc); in brcm_pcie_msi_isr()
462 dev = msi->dev; in brcm_pcie_msi_isr()
464 status = readl(msi->intr_base + MSI_INT_STATUS); in brcm_pcie_msi_isr()
[all …]
Dpcie-rcar-host.c24 #include <linux/msi.h>
64 struct rcar_msi msi; member
104 static struct rcar_pcie_host *msi_to_host(struct rcar_msi *msi) in msi_to_host() argument
106 return container_of(msi, struct rcar_pcie_host, msi); in msi_to_host()
494 /* Enable MSI */ in rcar_pcie_hw_init()
582 struct rcar_msi *msi = &host->msi; in rcar_pcie_msi_irq() local
588 /* MSI & INTx share an interrupt - we only handle MSI here */ in rcar_pcie_msi_irq()
596 ret = generic_handle_domain_irq(msi->domain->parent, index); in rcar_pcie_msi_irq()
598 /* Unknown MSI, just clear it */ in rcar_pcie_msi_irq()
599 dev_dbg(dev, "unexpected MSI\n"); in rcar_pcie_msi_irq()
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/pci/
Dpci-msi.txt2 relationship between PCI devices and MSI controllers.
18 Requester ID. A mechanism is required to associate a device with both the MSI
22 For generic MSI bindings, see
23 Documentation/devicetree/bindings/interrupt-controller/msi.txt.
32 - msi-map: Maps a Requester ID to an MSI controller and associated
33 msi-specifier data. The property is an arbitrary number of tuples of
34 (rid-base,msi-controller,msi-base,length), where:
38 * msi-controller is a single phandle to an MSI controller
40 * msi-base is an msi-specifier describing the msi-specifier produced for the
47 the listed msi-controller, with the msi-specifier (r - rid-base + msi-base).
[all …]
Dxgene-pci-msi.txt1 * AppliedMicro X-Gene v1 PCIe MSI controller
5 - compatible: should be "apm,xgene1-msi" to identify
6 X-Gene v1 PCIe MSI controller block.
7 - msi-controller: indicates that this is an X-Gene v1 PCIe MSI controller node
9 registers. These registers include the MSI termination address and data
10 registers as well as the MSI interrupt status registers.
16 Each PCIe node needs to have property msi-parent that points to an MSI
23 + MSI node:
24 msi@79000000 {
25 compatible = "apm,xgene1-msi";
[all …]
/Linux-v6.1/arch/powerpc/sysdev/
Dfsl_msi.c11 #include <linux/msi.h>
37 #define msi_hwirq(msi, msir_index, intr_index) \ argument
38 ((msir_index) << (msi)->srs_shift | \
39 ((intr_index) << (msi)->ibs_shift))
61 * in the cascade interrupt. So, this MSI interrupt has been acked
76 seq_printf(p, " fsl-msi-%d", cascade_virq); in fsl_msi_print_chip()
149 /* If the msi-address-64 property exists, then use it */ in fsl_compose_msi_msg()
150 reg = of_get_property(hose->dn, "msi-address-64", &len); in fsl_compose_msi_msg()
161 * that neither MSI nor MSI-X can work fine. in fsl_compose_msi_msg()
162 * This is a workaround to allow MSI-X to function in fsl_compose_msi_msg()
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/interrupt-controller/
Dmsi.txt1 This document describes the generic device tree binding for MSI controllers and
9 those busses to the MSI controllers which they are capable of using,
17 they can address. An MSI controller may feature a number of doorbells.
22 MSI controllers may have restrictions on permitted payloads.
28 MSI controller and device rather than a property of either in isolation).
31 MSI controllers:
34 An MSI controller signals interrupts to a CPU when a write is made to an MMIO
35 address by some master. An MSI controller may feature a number of doorbells.
40 - msi-controller: Identifies the node as an MSI controller.
45 - #msi-cells: The number of cells in an msi-specifier, required if not zero.
[all …]
Dloongson,pch-msi.yaml4 $id: "http://devicetree.org/schemas/interrupt-controller/loongson,pch-msi.yaml#"
7 title: Loongson PCH MSI Controller
14 transforming interrupts from PCIe MSI into HyperTransport vectorized
19 const: loongson,pch-msi-1.0
24 loongson,msi-base-vec:
27 to PCH MSI.
32 loongson,msi-num-vecs:
35 to PCH MSI.
40 msi-controller: true
45 - msi-controller
[all …]
Dfsl,ls-scfg-msi.txt1 * Freescale Layerscape SCFG PCIe MSI controller
5 - compatible: should be "fsl,<soc-name>-msi" to identify
6 Layerscape PCIe MSI controller block such as:
7 "fsl,ls1021a-msi"
8 "fsl,ls1043a-msi"
9 "fsl,ls1046a-msi"
10 "fsl,ls1043a-v1.1-msi"
11 "fsl,ls1012a-msi"
12 - msi-controller: indicates that this is a PCIe MSI controller node
20 Each PCIe node needs to have property msi-parent that points to
[all …]
Dfsl,mu-msi.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/fsl,mu-msi.yaml#
7 title: Freescale/NXP i.MX Messaging Unit (MU) work as msi controller
25 MU can work as msi interrupt controller to do doorbell
28 - $ref: /schemas/interrupt-controller/msi-controller.yaml#
33 - fsl,imx6sx-mu-msi
34 - fsl,imx7ulp-mu-msi
35 - fsl,imx8ulp-mu-msi
36 - fsl,imx8ulp-mu-msi-s4
67 msi-controller: true
69 "#msi-cells":
[all …]
Dmsi-controller.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/msi-controller.yaml#
7 title: MSI controller
13 An MSI controller signals interrupts to a CPU when a write is made
14 to an MMIO address by some master. An MSI controller may feature a
18 "#msi-cells":
20 The number of cells in an msi-specifier, required if not zero.
26 The meaning of the msi-specifier is defined by the device tree
27 binding of the specific MSI controller.
30 msi-controller:
32 Identifies the node as an MSI controller.
[all …]
/Linux-v6.1/arch/arm64/kvm/vgic/
Dvgic-irqfd.c55 e->msi.address_lo = ue->u.msi.address_lo; in kvm_set_routing_entry()
56 e->msi.address_hi = ue->u.msi.address_hi; in kvm_set_routing_entry()
57 e->msi.data = ue->u.msi.data; in kvm_set_routing_entry()
58 e->msi.flags = ue->flags; in kvm_set_routing_entry()
59 e->msi.devid = ue->u.msi.devid; in kvm_set_routing_entry()
70 struct kvm_msi *msi) in kvm_populate_msi() argument
72 msi->address_lo = e->msi.address_lo; in kvm_populate_msi()
73 msi->address_hi = e->msi.address_hi; in kvm_populate_msi()
74 msi->data = e->msi.data; in kvm_populate_msi()
75 msi->flags = e->msi.flags; in kvm_populate_msi()
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/powerpc/fsl/
Dmsi-pic.txt1 * Freescale MSI interrupt controller
5 The first is "fsl,CHIP-msi", where CHIP is the processor(mpc8610, mpc8572,
6 etc.) and the second is "fsl,mpic-msi" or "fsl,ipic-msi" or
7 "fsl,mpic-msi-v4.3" depending on the parent type and version. If mpic
8 version is 4.3, the number of MSI registers is increased to 16, MSIIR1 is
9 provided to access these 16 registers, and compatible "fsl,mpic-msi-v4.3"
17 region must be added because different MSI group has different MSIIR1 offset.
21 be set as edge sensitive. If msi-available-ranges is present, only
25 - msi-available-ranges: use <start count> style section to define which
26 msi interrupt can be used in the 256 msi interrupts. This property is
[all …]
/Linux-v6.1/Documentation/PCI/
Dmsi-howto.rst5 The MSI Driver Guide HOWTO
16 the advantages of using MSI over traditional interrupt mechanisms, how
17 to change your driver to use MSI or MSI-X and some basic diagnostics to
27 The MSI capability was first specified in PCI 2.2 and was later enhanced
28 in PCI 3.0 to allow each interrupt to be masked individually. The MSI-X
30 per device than MSI and allows interrupts to be independently configured.
32 Devices may support both MSI and MSI-X, but only one can be enabled at
73 driver has to set up the device to use MSI or MSI-X. Not all machines
80 To support MSI or MSI-X, the kernel must be built with the CONFIG_PCI_MSI
86 Using MSI
[all …]
/Linux-v6.1/include/linux/
Dmsi.h6 * This header file contains MSI data structures and functions which are
9 * - PCI/MSI core code
10 * - MSI interrupt domain implementations
12 * dealing with low level MSI details.
15 * especially storing MSI descriptor pointers in random code is considered
23 #include <asm/msi.h>
45 * msi_msg - Representation of a MSI message
46 * @address_lo: Low 32 bits of msi message address
48 * @address_hi: High 32 bits of msi message address
51 * @data: MSI message data (usually 16 bits)
[all …]
/Linux-v6.1/drivers/base/
Dplatform-msi.c3 * MSI framework for platform devices
13 #include <linux/msi.h>
21 * and the callback to write the MSI message.
41 u32 devid = desc->dev->msi.data->platform_data->devid; in platform_msi_calc_hwirq()
87 desc->dev->msi.data->platform_data->write_msg(desc, msg); in platform_msi_write_msg()
111 * platform_msi_create_irq_domain - Create a platform MSI interrupt domain
113 * @info: MSI domain info
116 * Updates the domain and chip ops and creates a platform MSI
152 * accordingly (which would impact the max number of MSI in platform_msi_alloc_priv_data()
155 if (!dev->msi.domain || !write_msi_msg || !nvec || nvec > MAX_DEV_MSIS) in platform_msi_alloc_priv_data()
[all …]
/Linux-v6.1/drivers/pci/controller/mobiveil/
Dpcie-mobiveil-host.c19 #include <linux/msi.h>
91 struct mobiveil_msi *msi = &rp->msi; in mobiveil_pcie_isr() local
98 * The core provides a single interrupt for both INTx/MSI messages. in mobiveil_pcie_isr()
99 * So we'll read both INTx and MSI status in mobiveil_pcie_isr()
137 /* read extra MSI status register */ in mobiveil_pcie_isr()
140 /* handle MSI interrupts */ in mobiveil_pcie_isr()
146 * once we pop not only the MSI data but also address in mobiveil_pcie_isr()
147 * from MSI hardware FIFO. So keeping these following in mobiveil_pcie_isr()
154 dev_dbg(dev, "MSI registers, data: %08x, addr: %08x:%08x\n", in mobiveil_pcie_isr()
157 generic_handle_domain_irq(msi->dev_domain, msi_data); in mobiveil_pcie_isr()
[all …]
/Linux-v6.1/arch/mips/pci/
Dmsi-octeon.c10 #include <linux/msi.h>
23 * Each bit in msi_free_irq_bitmask represents a MSI interrupt that is
31 * is used so we can disable all of the MSI interrupts when a device
43 * Number of MSI IRQs used. This variable is set up in
49 * arch_setup_msi_irq() - setup MSI IRQs for a device
50 * @dev: Device requesting MSI interrupts
51 * @desc: MSI descriptor
53 * Called when a driver requests MSI interrupts instead of the
55 * for MSI devices that support them. A device can override this by
56 * programming the MSI control bits [6:4] before calling
[all …]
/Linux-v6.1/drivers/ntb/
Dmsi.c6 #include <linux/msi.h>
19 * ntb_msi_init() - Initialize the MSI context
23 * It initializes the context for MSI operations and maps
45 ntb->msi = devm_kzalloc(&ntb->dev, struct_size(ntb->msi, peer_mws, peers), in ntb_msi_init()
47 if (!ntb->msi) in ntb_msi_init()
50 ntb->msi->desc_changed = desc_changed; in ntb_msi_init()
60 ntb->msi->peer_mws[i] = devm_ioremap(&ntb->dev, mw_phys_addr, in ntb_msi_init()
62 if (!ntb->msi->peer_mws[i]) { in ntb_msi_init()
72 if (ntb->msi->peer_mws[i]) in ntb_msi_init()
73 devm_iounmap(&ntb->dev, ntb->msi->peer_mws[i]); in ntb_msi_init()
[all …]
/Linux-v6.1/drivers/pci/msi/
Dmsi.c3 * PCI Message Signaled Interrupt (MSI)
14 #include "msi.h"
95 * pci_msi_mask_irq - Generic IRQ chip callback to mask PCI/MSI interrupts
107 * pci_msi_unmask_irq - Generic IRQ chip callback to unmask PCI/MSI interrupts
253 * Architecture override returns true when the PCI MSI message should be
336 * vs. msi_device_data_release() in the MSI core code.
352 * Ordering vs. devres: msi device data has to be installed first so that
370 /* MSI Entry Initialization */ in msi_setup_msi_desc()
410 pci_err(dev, "arch assigned 64-bit MSI address %#x%08x but device only supports 32 bits\n", in msi_verify_entries()
419 * msi_capability_init - configure device's MSI capability structure
[all …]
/Linux-v6.1/Documentation/PCI/endpoint/
Dpci-test-howto.rst79 to change the vendorid and the number of MSI interrupts used by the function
158 SET IRQ TYPE TO MSI: OKAY
191 SET IRQ TYPE TO MSI-X: OKAY
192 MSI-X1: OKAY
193 MSI-X2: OKAY
194 MSI-X3: OKAY
195 MSI-X4: OKAY
196 MSI-X5: OKAY
197 MSI-X6: OKAY
198 MSI-X7: OKAY
[all …]
/Linux-v6.1/kernel/irq/
Dmsi.c15 #include <linux/msi.h>
73 * msi_add_msi_desc - Allocate and initialize a MSI descriptor
75 * @init_desc: Pointer to an MSI descriptor to initialize the new descriptor
83 lockdep_assert_held(&dev->msi.data->mutex); in msi_add_msi_desc()
91 return msi_insert_desc(dev->msi.data, desc, init_desc->msi_index); in msi_add_msi_desc()
95 * msi_add_simple_msi_descs - Allocate and initialize MSI descriptors
97 * @index: Index for the first MSI descriptor
108 lockdep_assert_held(&dev->msi.data->mutex); in msi_add_simple_msi_descs()
114 ret = msi_insert_desc(dev->msi.data, desc, idx); in msi_add_simple_msi_descs()
142 * msi_free_msi_descs_range - Free MSI descriptors of a device
[all …]
/Linux-v6.1/arch/sparc/kernel/
Dpci_msi.c2 /* pci_msi.c: Sparc64 MSI support common layer.
30 unsigned long msi; in sparc64_msiq_interrupt() local
32 err = ops->dequeue_msi(pbm, msiqid, &head, &msi); in sparc64_msiq_interrupt()
36 irq = pbm->msi_irq_table[msi - pbm->msi_first]; in sparc64_msiq_interrupt()
54 printk(KERN_EMERG "MSI: Get head on msiqid[%lu] gives error %d\n", in sparc64_msiq_interrupt()
59 printk(KERN_EMERG "MSI: Dequeue head[%lu] from msiqid[%lu] " in sparc64_msiq_interrupt()
65 printk(KERN_EMERG "MSI: Set head[%lu] on msiqid[%lu] " in sparc64_msiq_interrupt()
114 .name = "PCI-MSI",
129 int msi, err; in sparc64_setup_msi_irq() local
138 "MSI"); in sparc64_setup_msi_irq()
[all …]

12345678910>>...45