Home
last modified time | relevance | path

Searched +full:max +full:- +full:frequency (Results 1 – 25 of 1063) sorted by relevance

12345678910>>...43

/Linux-v6.1/Documentation/admin-guide/pm/
Dintel-speed-select.rst1 .. SPDX-License-Identifier: GPL-2.0
14 - https://www.intel.com/content/www/us/en/architecture-and-technology/speed-select-technology-artic…
15 - https://builders.intel.com/docs/networkbuilders/intel-speed-select-technology-base-frequency-enha…
19 dynamically without pre-configuring via BIOS setup options. This dynamic
29 intel-speed-select configuration tool
32 Most Linux distribution packages may include the "intel-speed-select" tool. If not,
38 # cd tools/power/x86/intel-speed-select/
43 ------------
47 # intel-speed-select --help
49 The top-level help describes arguments and features. Notice that there is a
[all …]
/Linux-v6.1/Documentation/cpu-freq/
Dcpu-drivers.rst1 .. SPDX-License-Identifier: GPL-2.0
10 - Dominik Brodowski <linux@brodo.de>
11 - Rafael J. Wysocki <rafael.j.wysocki@intel.com>
12 - Viresh Kumar <viresh.kumar@linaro.org>
18 1.2 Per-CPU Initialization
24 2. Frequency Table Helpers
31 So, you just got a brand-new CPU / chipset with datasheets and want to
37 ------------------
46 .name - The name of this driver.
48 .init - A pointer to the per-policy initialization function.
[all …]
/Linux-v6.1/drivers/cpufreq/
Dfreq_table.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2002 - 2003 Dominik Brodowski
14 * FREQUENCY TABLE HELPERS *
19 struct cpufreq_frequency_table *pos, *table = policy->freq_table; in policy_has_boost_freq()
25 if (pos->flags & CPUFREQ_BOOST_FREQ) in policy_has_boost_freq()
41 freq = pos->frequency; in cpufreq_frequency_table_cpuinfo()
44 && (pos->flags & CPUFREQ_BOOST_FREQ)) in cpufreq_frequency_table_cpuinfo()
47 pr_debug("table entry %u: %u kHz\n", (int)(pos - table), freq); in cpufreq_frequency_table_cpuinfo()
54 policy->min = policy->cpuinfo.min_freq = min_freq; in cpufreq_frequency_table_cpuinfo()
55 policy->max = max_freq; in cpufreq_frequency_table_cpuinfo()
[all …]
/Linux-v6.1/arch/arm/boot/dts/
Dqcom-msm8960-cdp.dts1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/input/input.h>
4 #include "qcom-msm8960.dtsi"
8 compatible = "qcom,msm8960-cdp", "qcom,msm8960";
15 stdout-path = "serial0:115200n8";
19 compatible = "simple-bus";
21 ext_l2: gpio-regulator@91 {
22 compatible = "regulator-fixed";
23 regulator-name = "ext_l2";
25 startup-delay-us = <10000>;
[all …]
Dbcm28155-ap.dts1 // SPDX-License-Identifier: GPL-2.0-only
4 /dts-v1/;
6 #include <dt-bindings/gpio/gpio.h>
12 compatible = "brcm,bcm28155-ap", "brcm,bcm11351";
25 clock-frequency = <400000>;
30 clock-frequency = <400000>;
35 clock-frequency = <400000>;
40 clock-frequency = <100000>;
48 non-removable;
49 max-frequency = <48000000>;
[all …]
Dexynos5422-cpus.dtsi1 // SPDX-License-Identifier: GPL-2.0
13 * Exynos5420 and Exynos5800 always boot from Cortex-A15. On Exynos5422
15 * the gpg2-1 GPIO. By default all Exynos5422 based boards choose booting
16 * from the LITTLE: Cortex-A7.
21 #address-cells = <1>;
22 #size-cells = <0>;
24 cpu-map {
58 compatible = "arm,cortex-a7";
61 clock-frequency = <1000000000>;
62 cci-control-port = <&cci_control0>;
[all …]
Dexynos5420-cpus.dtsi1 // SPDX-License-Identifier: GPL-2.0
14 * Exynos5420 and Exynos5800 always boot from Cortex-A15. On Exynos5422
16 * the gpg2-1 GPIO. By default all Exynos5422 based boards choose booting
17 * from the LITTLE: Cortex-A7.
22 #address-cells = <1>;
23 #size-cells = <0>;
25 cpu-map {
59 compatible = "arm,cortex-a15";
62 clock-frequency = <1800000000>;
63 cci-control-port = <&cci_control1>;
[all …]
Dqcom-apq8064-sony-xperia-lagan-yuga.dts1 // SPDX-License-Identifier: GPL-2.0
2 #include "qcom-apq8064-v2.0.dtsi"
3 #include <dt-bindings/gpio/gpio.h>
4 #include <dt-bindings/input/input.h>
5 #include <dt-bindings/mfd/qcom-rpm.h>
6 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
10 compatible = "sony,xperia-yuga", "qcom,apq8064";
17 stdout-path = "serial0:115200n8";
20 gpio-keys {
21 compatible = "gpio-keys";
[all …]
Dqcom-ipq8062-smb208.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 #include "qcom-ipq8062.dtsi"
7 compatible = "qcom,rpm-smb208-regulators";
10 regulator-min-microvolt = <1050000>;
11 regulator-max-microvolt = <1150000>;
13 qcom,switch-mode-frequency = <1200000>;
17 regulator-min-microvolt = <1050000>;
18 regulator-max-microvolt = <1150000>;
20 qcom,switch-mode-frequency = <1200000>;
24 regulator-min-microvolt = < 800000>;
[all …]
Dqcom-ipq8064-v2.0-smb208.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include "qcom-ipq8064-v2.0.dtsi"
7 compatible = "qcom,rpm-smb208-regulators";
10 regulator-min-microvolt = <1050000>;
11 regulator-max-microvolt = <1150000>;
13 qcom,switch-mode-frequency = <1200000>;
17 regulator-min-microvolt = <1050000>;
18 regulator-max-microvolt = <1150000>;
20 qcom,switch-mode-frequency = <1200000>;
24 regulator-min-microvolt = < 800000>;
[all …]
Dqcom-ipq8064-smb208.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include "qcom-ipq8064.dtsi"
7 compatible = "qcom,rpm-smb208-regulators";
10 regulator-min-microvolt = <1050000>;
11 regulator-max-microvolt = <1150000>;
13 qcom,switch-mode-frequency = <1200000>;
17 regulator-min-microvolt = <1050000>;
18 regulator-max-microvolt = <1150000>;
20 qcom,switch-mode-frequency = <1200000>;
24 regulator-min-microvolt = < 800000>;
[all …]
Dqcom-ipq8065-smb208.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include "qcom-ipq8065.dtsi"
7 compatible = "qcom,rpm-smb208-regulators";
10 regulator-min-microvolt = <1050000>;
11 regulator-max-microvolt = <1150000>;
13 qcom,switch-mode-frequency = <1200000>;
17 regulator-min-microvolt = <1050000>;
18 regulator-max-microvolt = <1150000>;
20 qcom,switch-mode-frequency = <1200000>;
24 regulator-min-microvolt = <775000>;
[all …]
Dat91-sama5d4_ma5d4.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
18 clock-frequency = <32768>;
22 clock-frequency = <12000000>;
26 compatible = "fixed-clock";
27 #clock-cells = <0>;
28 clock-frequency = <20000000>;
29 clock-output-names = "clk20m";
36 pinctrl-names = "default";
37 pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_dat4_7>;
38 vmmc-supply = <&vcc_mmc0_reg>;
[all …]
/Linux-v6.1/Documentation/admin-guide/media/
Dsi4713.rst1 .. SPDX-License-Identifier: GPL-2.0
14 ----------------------------
26 Users must comply with local regulations on radio frequency (RF) transmission.
29 -------------------------
34 The I2C device driver exports a v4l2-subdev interface to the kernel.
36 using the v4l2-subdev calls (g_ext_ctrls, s_ext_ctrls).
42 Applications can use v4l2 radio API to specify frequency of operation, mute state,
48 ----------------------
51 Here is an output from v4l2-ctl util:
53 .. code-block:: none
[all …]
/Linux-v6.1/arch/riscv/boot/dts/sifive/
Dhifive-unmatched-a00.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 #include "fu740-c000.dtsi"
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/leds/common.h>
8 #include <dt-bindings/pwm/pwm.h>
10 /* Clock frequency (in Hz) of the PCB crystal for rtcclk */
15 compatible = "sifive,hifive-unmatched-a00", "sifive,fu740-c000",
19 stdout-path = "serial0";
23 timebase-frequency = <RTCCLK_FREQ>;
[all …]
Dhifive-unleashed-a00.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2018-2019 SiFive, Inc */
4 #include "fu540-c000.dtsi"
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/leds/common.h>
7 #include <dt-bindings/pwm/pwm.h>
9 /* Clock frequency (in Hz) of the PCB crystal for rtcclk */
14 compatible = "sifive,hifive-unleashed-a00", "sifive,fu540-c000",
18 stdout-path = "serial0";
22 timebase-frequency = <RTCCLK_FREQ>;
[all …]
/Linux-v6.1/include/linux/
Dcpufreq.h1 /* SPDX-License-Identifier: GPL-2.0-only */
6 * (C) 2002 - 2003 Dominik Brodowski <linux@brodo.de>
28 * Frequency values here are CPU kHz
30 * Maximum transition latency is in nanoseconds - if it's unknown,
34 #define CPUFREQ_ETERNAL (-1)
51 /* in 10^(-9) s = nanoseconds */
69 unsigned int max; /* in kHz */ member
96 * - Any routine that wants to read from the policy structure will
98 * - Any routine that will write to the policy structure and/or may take away
106 * - fast_switch_possible should be set by the driver if it can
[all …]
/Linux-v6.1/drivers/gpu/drm/i915/gt/
Dselftest_rps.c1 // SPDX-License-Identifier: MIT
24 /* Try to isolate the impact of cstates from determing frequency response */
25 #define CPU_LATENCY 0 /* -1 to disable pm_qos, 0 to disable cstates */
36 return -1; in cmp_u64()
48 return -1; in cmp_u32()
67 #define CS_GPR(x) GEN8_RING_CS_GPR(engine->mmio_base, x) in create_spin_counter()
75 obj = i915_gem_object_create_internal(vm->i915, 64 << 10); in create_spin_counter()
79 end = obj->base.size / sizeof(u32) - 1; in create_spin_counter()
112 loop = cs - base; in create_spin_counter()
125 *cs++ = lower_32_bits(vma->node.start + end * sizeof(*cs)); in create_spin_counter()
[all …]
Dintel_rps_types.h1 /* SPDX-License-Identifier: MIT */
41 * struct intel_rps_freq_caps - rps freq capabilities
42 * @rp0_freq: non-overclocked max frequency
44 * @min_freq: aka RPn, minimum frequency
60 * dev_priv->irq_lock
84 u8 cur_freq; /* Current frequency (cached, may not == HW) */
85 u8 last_freq; /* Last SWREQ frequency */
86 u8 min_freq_softlimit; /* Minimum frequency permitted by the driver */
87 u8 max_freq_softlimit; /* Max frequency permitted by the driver */
88 u8 max_freq; /* Maximum frequency, RP0 if not overclocking */
[all …]
/Linux-v6.1/arch/arm64/boot/dts/freescale/
Dfsl-ls1028a-qds.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
11 /dts-v1/;
13 #include "fsl-ls1028a.dtsi"
17 compatible = "fsl,ls1028a-qds", "fsl,ls1028a";
32 stdout-path = "serial0:115200n8";
40 sys_mclk: clock-mclk {
41 compatible = "fixed-clock";
42 #clock-cells = <0>;
43 clock-frequency = <25000000>;
46 reg_1p8v: regulator-1p8v {
[all …]
Dfsl-ls1012a-qds.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include "fsl-ls1012a.dtsi"
14 compatible = "fsl,ls1012a-qds", "fsl,ls1012a";
21 sys_mclk: clock-mclk {
22 compatible = "fixed-clock";
23 #clock-cells = <0>;
24 clock-frequency = <24576000>;
27 reg_3p3v: regulator-3p3v {
28 compatible = "regulator-fixed";
[all …]
/Linux-v6.1/tools/power/cpupower/utils/
Dcpufreq-info.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * (C) 2004-2009 Dominik Brodowski <linux@dominikbrodowski.de>
39 value[LINE_LEN - 1] = '\0'; in count_cpus()
40 if (strlen(value) < (LINE_LEN - 2)) in count_cpus()
62 unsigned long min, max; in proc_cpufreq_output() local
64 printf(_(" minimum CPU frequency - maximum CPU frequency - governor\n")); in proc_cpufreq_output()
72 if (cpufreq_get_hardware_limits(cpu, &min, &max)) { in proc_cpufreq_output()
73 max = 0; in proc_cpufreq_output()
75 min_pctg = (policy->min * 100) / max; in proc_cpufreq_output()
76 max_pctg = (policy->max * 100) / max; in proc_cpufreq_output()
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/mmc/
Dcavium-mmc.txt10 - compatible : should be one of:
11 cavium,octeon-6130-mmc
12 cavium,octeon-7890-mmc
13 cavium,thunder-8190-mmc
14 cavium,thunder-8390-mmc
15 mmc-slot
16 - reg : mmc controller base registers
17 - clocks : phandle
20 - for cd, bus-width and additional generic mmc parameters
22 - cavium,cmd-clk-skew : number of coprocessor clocks before sampling command
[all …]
/Linux-v6.1/arch/x86/include/uapi/asm/
Damd_hsmp.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
23 HSMP_SET_BOOST_LIMIT, /* 08h Set a core maximum frequency limit */
24 HSMP_SET_BOOST_LIMIT_SOCKET, /* 09h Set socket maximum frequency level */
25 HSMP_GET_BOOST_LIMIT, /* 0Ah Get current frequency limit */
27 HSMP_SET_XGMI_LINK_WIDTH, /* 0Ch Set max and min width of xGMI Link */
29 HSMP_SET_AUTO_DF_PSTATE, /* 0Eh Enable DF P-State Performance Boost algorithm */
31 HSMP_GET_CCLK_THROTTLE_LIMIT, /* 10h Get CCLK frequency limit in socket */
33 HSMP_SET_NBIO_DPM_LEVEL, /* 12h Set max/min LCLK DPM Level for a given NBIO */
34 HSMP_GET_NBIO_DPM_LEVEL, /* 13h Get LCLK DPM level min and max for a given NBIO */
37 HSMP_GET_DIMM_TEMP_RANGE, /* 16h Get per-DIMM temperature range and refresh rate */
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/iio/resolver/
Dadi,ad2s90.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Analog Devices AD2S90 Resolver-to-Digital Converter
10 - Matheus Tavares <matheus.bernardino@usp.br>
22 spi-max-frequency:
25 Chip's max frequency, as specified in its datasheet, is 2Mhz. But a 600ns
29 most 2 * 600ns, so the max frequency should be 1 / (2 * 6e-7), which gives
32 spi-cpol: true
34 spi-cpha: true
[all …]

12345678910>>...43