Home
last modified time | relevance | path

Searched full:interconnects (Results 1 – 25 of 81) sorted by relevance

1234

/Linux-v5.15/Documentation/devicetree/bindings/interconnect/
Dinterconnect.txt46 interconnects : Pairs of phandles and interconnect provider specifier to denote
55 order as the interconnects property. Consumers drivers will use
67 interconnects = <&pnoc MASTER_SDCC_1 &bimc SLAVE_EBI_CH0>;
85 interconnects = <&gnoc MASTER_APPSS_PROC 3 &mnoc SLAVE_EBI1 3>;
/Linux-v5.15/drivers/interconnect/
DKconfig5 Support for management of the on-chip interconnects.
8 managing the interconnects in a SoC.
Dcore.c435 * when the API is disabled or the "interconnects" DT property is missing.
451 * When the consumer DT node do not have "interconnects" property in of_icc_get_by_index()
454 if (!of_find_property(np, "interconnects", NULL)) in of_icc_get_by_index()
462 ret = of_parse_phandle_with_args(np, "interconnects", in of_icc_get_by_index()
470 ret = of_parse_phandle_with_args(np, "interconnects", in of_icc_get_by_index()
531 * when the API is disabled or the "interconnects" DT property is missing.
544 * When the consumer DT node do not have "interconnects" property in of_icc_get()
547 if (!of_find_property(np, "interconnects", NULL)) in of_icc_get()
617 * The @path can be NULL when the "interconnects" DT properties is missing,
/Linux-v5.15/Documentation/devicetree/bindings/devfreq/
Dnvidia,tegra30-actmon.yaml49 interconnects:
77 - interconnects
123 interconnects = <&mc TEGRA30_MC_MPCORER &emc>;
Dexynos-bus.txt57 - interconnects: as documented in ../interconnect.txt, describes a path at the
58 higher level interconnects used by this interconnect provider.
62 pointed to by first phandle in the 'interconnects' property.
456 interconnects = <&bus_dmc>;
465 interconnects = <&bus_leftbus &bus_dmc>;
485 interconnects = <&bus_display &bus_dmc>;
/Linux-v5.15/Documentation/devicetree/bindings/media/
Dqcom,sm8250-venus.yaml53 interconnects:
115 - interconnects
148 interconnects = <&gem_noc MASTER_AMPSS_M0 &config_noc SLAVE_VENUS_CFG>,
Dallwinner,sun8i-h3-deinterlace.yaml50 interconnects:
79 interconnects = <&mbus 9>;
Dnxp,imx8mq-mipi-csi2.yaml67 interconnects:
148 interconnects = <&noc IMX8MQ_ICM_CSI1 &noc IMX8MQ_ICS_DRAM>;
/Linux-v5.15/arch/arm64/boot/dts/qcom/
Dsdm845.dtsi203 interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_EBI1 3>,
228 interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_EBI1 3>,
250 interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_EBI1 3>,
272 interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_EBI1 3>,
294 interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_EBI1 3>,
316 interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_EBI1 3>,
338 interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_EBI1 3>,
360 interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_EBI1 3>,
1137 interconnects = <&aggre1_noc MASTER_QUP_1 0 &config_noc SLAVE_BLSP_1 0>;
1153 interconnects = <&aggre1_noc MASTER_QUP_1 0 &config_noc SLAVE_BLSP_1 0>,
[all …]
Dsc7180.dtsi143 interconnects = <&gem_noc MASTER_APPSS_PROC 3 &mc_virt SLAVE_EBI1 3>,
169 interconnects = <&gem_noc MASTER_APPSS_PROC 3 &mc_virt SLAVE_EBI1 3>,
191 interconnects = <&gem_noc MASTER_APPSS_PROC 3 &mc_virt SLAVE_EBI1 3>,
213 interconnects = <&gem_noc MASTER_APPSS_PROC 3 &mc_virt SLAVE_EBI1 3>,
235 interconnects = <&gem_noc MASTER_APPSS_PROC 3 &mc_virt SLAVE_EBI1 3>,
257 interconnects = <&gem_noc MASTER_APPSS_PROC 3 &mc_virt SLAVE_EBI1 3>,
279 interconnects = <&gem_noc MASTER_APPSS_PROC 3 &mc_virt SLAVE_EBI1 3>,
301 interconnects = <&gem_noc MASTER_APPSS_PROC 3 &mc_virt SLAVE_EBI1 3>,
712 interconnects = <&aggre1_noc MASTER_EMMC 0 &mc_virt SLAVE_EBI1 0>,
789 interconnects = <&qup_virt MASTER_QUP_CORE_0 0 &qup_virt SLAVE_QUP_CORE_0 0>,
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/display/tegra/
Dnvidia,tegra20-host1x.txt44 - interconnects: Must contain entry for the MPE memory clients.
127 - interconnects: Must contain entry for the VI memory clients.
146 - interconnects: Must contain entry for the EPP memory clients.
165 - interconnects: Must contain entry for the ISP memory clients.
184 - interconnects: Must contain entry for the GR2D memory clients.
208 - interconnects: Must contain entry for the GR3D memory clients.
240 - interconnects: Must contain entry for the DC memory clients.
393 - interconnects: Must contain entry for the VIC memory clients.
551 interconnects = <&mc TEGRA20_MC_DISPLAY0A &emc>,
575 interconnects = <&mc TEGRA20_MC_DISPLAY0AB &emc>,
/Linux-v5.15/drivers/net/ipa/
Dipa_power.c24 * interconnects (buses) it depends on are enabled. Runtime power
26 * interconnects are enabled, and if not in use to be suspended
30 * an all interconnects use a fixed average and peak bandwidth.
110 /* Initialize interconnects required for IPA operation */
154 /* Currently we only use one bandwidth level, so just "enable" interconnects */
212 /* Enable IPA power, enabling interconnects and the core clock */
/Linux-v5.15/Documentation/devicetree/bindings/display/msm/
Dgpu.txt25 - interconnects: optional phandle to an interconnect provider. See
29 interconnects property. Values must be gfx-mem and ocmem.
119 interconnects = <&rsc_hlos MASTER_GFX3D &rsc_hlos SLAVE_EBI1>;
Ddpu-sc7180.yaml61 interconnects:
181 interconnects = <&mmss_noc MASTER_MDP0 &mc_virt SLAVE_EBI1>;
/Linux-v5.15/arch/arm64/boot/dts/nvidia/
Dtegra194.dtsi62 interconnects = <&mc TEGRA194_MEMORY_CLIENT_EQOSR &emc>,
734 interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRA &emc>,
761 interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCR &emc>,
793 interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRAB &emc>,
825 interconnects = <&mc TEGRA194_MEMORY_CLIENT_HDAR &emc>,
951 interconnects = <&mc TEGRA194_MEMORY_CLIENT_XUSB_DEVR &emc>,
984 interconnects = <&mc TEGRA194_MEMORY_CLIENT_XUSB_HOSTR &emc>,
1411 interconnects = <&mc TEGRA194_MEMORY_CLIENT_HOST1XDMAR &emc>;
1449 interconnects = <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR &emc>,
1467 interconnects = <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR &emc>,
[all …]
Dtegra186.dtsi63 interconnects = <&mc TEGRA186_MEMORY_CLIENT_EQOSR &emc>,
637 interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRA &emc>,
667 interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRAA &emc>,
692 interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCR &emc>,
722 interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRAB &emc>,
753 interconnects = <&mc TEGRA186_MEMORY_CLIENT_HDAR &emc>,
884 interconnects = <&mc TEGRA186_MEMORY_CLIENT_XUSB_HOSTR &emc>,
906 interconnects = <&mc TEGRA186_MEMORY_CLIENT_XUSB_DEVR &emc>,
1125 interconnects = <&mc TEGRA186_MEMORY_CLIENT_AFIR &emc>,
1268 interconnects = <&mc TEGRA186_MEMORY_CLIENT_HOST1XDMAR &emc>;
[all …]
/Linux-v5.15/Documentation/driver-api/
Dinterconnect.rst11 the settings of the interconnects on an SoC. These settings can be throughput,
18 An example of interconnect buses are the interconnects between various
19 components or functional blocks in chipsets. There can be multiple interconnects
/Linux-v5.15/Documentation/devicetree/bindings/net/
Dqcom,ipa.yaml89 interconnects:
150 - interconnects
216 interconnects =
/Linux-v5.15/Documentation/devicetree/bindings/ata/
Dnvidia,tegra-ahci.yaml58 interconnects:
151 - interconnects
/Linux-v5.15/drivers/soc/sunxi/
Dsunxi_mbus.c78 * Devices with an interconnects property have the MBUS in sunxi_mbus_notifier()
85 if (of_find_property(dev->of_node, "interconnects", NULL)) in sunxi_mbus_notifier()
/Linux-v5.15/Documentation/devicetree/bindings/soc/qcom/
Dqcom,geni-se.yaml48 interconnects:
84 interconnects:
/Linux-v5.15/drivers/interconnect/samsung/
Dexynos.c38 num = of_count_phandle_with_args(np, "interconnects", in exynos_icc_get_parent()
44 ret = of_parse_phandle_with_args(np, "interconnects", in exynos_icc_get_parent()
/Linux-v5.15/Documentation/devicetree/bindings/mmc/
Dsdhci-msm.txt64 - interconnects: Pairs of phandles and interconnect provider specifier
94 interconnects = <&qnoc MASTER_SDCC_ID &qnoc SLAVE_DDR_ID>,
/Linux-v5.15/arch/arm/mach-omap2/
Domap54xx.h3 * Address mappings and base address for OMAP5 interconnects
Domap44xx.h3 * Address mappings and base address for OMAP4 interconnects

1234