Home
last modified time | relevance | path

Searched +full:gtxclk +full:- +full:pins (Results 1 – 2 of 2) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/pinctrl/
Dstarfive,jh7100-pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/starfive,jh7100-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 Bindings for the JH7100 RISC-V SoC from StarFive Ltd.
12 Out of the SoC's many pins only the ones named PAD_GPIO[0] to PAD_GPIO[63]
15 interesting 2-layered approach to pin muxing best illustrated by the diagram
21 LCD output -----------------| |
22 CMOS Camera interface ------| |--- PAD_GPIO[0]
23 Ethernet PHY interface -----| MUX |--- PAD_GPIO[1]
[all …]
/Linux-v6.1/drivers/pinctrl/sunxi/
Dpinctrl-sun6i-a31.c6 * Maxime Ripard <maxime.ripard@free-electrons.com>
19 #include "pinctrl-sunxi.h"
105 SUNXI_FUNCTION(0x2, "gmac"), /* GTXCLK */
951 /* Undocumented mux function - see above */
953 /* 2 extra pins for A31 */
965 .pins = sun6i_a31_pins,
974 (unsigned long)of_device_get_match_data(&pdev->dev); in sun6i_a31_pinctrl_probe()
983 .compatible = "allwinner,sun6i-a31-pinctrl",
987 .compatible = "allwinner,sun6i-a31s-pinctrl",
996 .name = "sun6i-a31-pinctrl",