Home
last modified time | relevance | path

Searched +full:gcc +full:- +full:sc8180x (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.15/Documentation/devicetree/bindings/clock/
Dqcom,gcc-sc8180x.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/qcom,gcc-sc8180x.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Global Clock & Reset Controller Binding for SC8180x
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
14 power domains on SC8180x.
17 - dt-bindings/clock/qcom,gcc-sc8180x.h
21 const: qcom,gcc-sc8180x
25 - description: Board XO source
[all …]
Dqcom,gpucc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Taniya Das <tdas@codeaurora.org>
17 dt-bindings/clock/qcom,gpucc-sdm845.h
18 dt-bindings/clock/qcom,gpucc-sc7180.h
19 dt-bindings/clock/qcom,gpucc-sc7280.h
20 dt-bindings/clock/qcom,gpucc-sm8150.h
21 dt-bindings/clock/qcom,gpucc-sm8250.h
26 - qcom,sdm845-gpucc
[all …]
Dqcom,rpmhcc.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Taniya Das <tdas@codeaurora.org>
20 - qcom,sc7180-rpmh-clk
21 - qcom,sc7280-rpmh-clk
22 - qcom,sc8180x-rpmh-clk
23 - qcom,sdm845-rpmh-clk
24 - qcom,sdx55-rpmh-clk
25 - qcom,sm6350-rpmh-clk
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/phy/
Dqcom,qmp-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/phy/qcom,qmp-phy.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Manu Gautam <mgautam@codeaurora.org>
20 - qcom,ipq6018-qmp-pcie-phy
21 - qcom,ipq6018-qmp-usb3-phy
22 - qcom,ipq8074-qmp-pcie-phy
23 - qcom,ipq8074-qmp-usb3-phy
24 - qcom,msm8996-qmp-pcie-phy
[all …]
Dqcom,qmp-usb3-dp-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/phy/qcom,qmp-usb3-dp-phy.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Manu Gautam <mgautam@codeaurora.org>
16 - qcom,sc7180-qmp-usb3-dp-phy
17 - qcom,sc7280-qmp-usb3-dp-phy
18 - qcom,sc8180x-qmp-usb3-dp-phy
19 - qcom,sdm845-qmp-usb3-dp-phy
20 - qcom,sm8250-qmp-usb3-dp-phy
[all …]
/Linux-v5.15/drivers/clk/qcom/
DMakefile1 # SPDX-License-Identifier: GPL-2.0
2 obj-$(CONFIG_COMMON_CLK_QCOM) += clk-qcom.o
4 clk-qcom-y += common.o
5 clk-qcom-y += clk-regmap.o
6 clk-qcom-y += clk-alpha-pll.o
7 clk-qcom-y += clk-pll.o
8 clk-qcom-y += clk-rcg.o
9 clk-qcom-y += clk-rcg2.o
10 clk-qcom-y += clk-branch.o
11 clk-qcom-y += clk-regmap-divider.o
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
380 tristate "SC8180X Global Clock Controller"
384 Support for the global clock controller on SC8180X devices.
640 tristate "High-Frequency PLL (HFPLL) Clock Controller"
642 Support for the high-frequency PLLs present on Qualcomm devices.
649 Support for the Krait ACC and GCC clock controllers. Say Y
Dgcc-sc8180x.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
4 * Copyright (c) 2020-2021, Linaro Ltd.
8 #include <linux/clk-provider.h>
16 #include <linux/reset-controller.h>
18 #include <dt-bindings/clock/qcom,gcc-sc8180x.h>
21 #include "clk-alpha-pll.h"
22 #include "clk-branch.h"
23 #include "clk-pll.h"
24 #include "clk-rcg.h"
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/interconnect/
Dqcom,osm-l3.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interconnect/qcom,osm-l3.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sibi Sankar <sibis@codeaurora.org>
20 - qcom,sc7180-osm-l3
21 - qcom,sc8180x-osm-l3
22 - qcom,sdm845-osm-l3
23 - qcom,sm8150-osm-l3
24 - qcom,sm8250-epss-l3
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/mailbox/
Dqcom,apcs-kpss-global.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: "http://devicetree.org/schemas/mailbox/qcom,apcs-kpss-global.yaml#"
5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
14 - Sivaprakash Murugesan <sivaprak@codeaurora.org>
19 - qcom,ipq6018-apcs-apps-global
20 - qcom,ipq8074-apcs-apps-global
21 - qcom,msm8916-apcs-kpss-global
22 - qcom,msm8939-apcs-kpss-global
23 - qcom,msm8953-apcs-kpss-global
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/thermal/
Dqcom-tsens.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 ---
5 $id: http://devicetree.org/schemas/thermal/qcom-tsens.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Amit Kucheria <amitk@kernel.org>
22 - description: msm9860 TSENS based
24 - enum:
25 - qcom,ipq8064-tsens
27 - description: v0.1 of TSENS
29 - enum:
[all …]
/Linux-v5.15/drivers/mailbox/
Dqcom-apcs-ipc-mailbox.c1 // SPDX-License-Identifier: GPL-2.0-only
33 .offset = 8, .clk_name = "qcom,apss-ipq6018-clk"
41 .offset = 8, .clk_name = "qcom-apcs-msm8916-clk"
69 .offset = 0x1008, .clk_name = "qcom-sdx55-acps-clk"
82 struct qcom_apcs_ipc *apcs = container_of(chan->mbox, in qcom_apcs_ipc_send_data()
84 unsigned long idx = (unsigned long)chan->con_priv; in qcom_apcs_ipc_send_data()
86 return regmap_write(apcs->regmap, apcs->offset, BIT(idx)); in qcom_apcs_ipc_send_data()
103 apcs = devm_kzalloc(&pdev->dev, sizeof(*apcs), GFP_KERNEL); in qcom_apcs_ipc_probe()
105 return -ENOMEM; in qcom_apcs_ipc_probe()
108 base = devm_ioremap_resource(&pdev->dev, res); in qcom_apcs_ipc_probe()
[all …]
/Linux-v5.15/drivers/phy/qualcomm/
Dphy-qcom-qmp.c1 // SPDX-License-Identifier: GPL-2.0
7 #include <linux/clk-provider.h>
23 #include <dt-bindings/phy/phy.h>
25 #include "phy-qcom-qmp.h"
84 * if yes, then offset gives index in the reg-layout
116 /* set of registers with offsets different per-PHY */
2766 /* struct qmp_phy_cfg - per-PHY initialization config */
2768 /* phy-type - PCIE/UFS/USB */
2773 /* Init sequence for PHY blocks - serdes, tx, rx, pcs */
2855 * struct qmp_phy - per-lane phy descriptor
[all …]