Home
last modified time | relevance | path

Searched +full:ethernet +full:- +full:ports (Results 1 – 25 of 721) sorted by relevance

12345678910>>...29

/Linux-v5.15/Documentation/devicetree/bindings/net/dsa/
Docelot.txt5 -----
9 - VSC9959 (Felix)
10 - VSC9953 (Seville)
13 larger ENETC root complex. As a result, the ethernet-switch node is a sub-node
18 in this case for the Ethernet L2Switch it is PF5 (of device 0, bus 0).
25 For the external switch ports, depending on board configuration, "phy-mode" and
26 "phy-handle" are populated by board specific device tree instances. Ports 4 and
27 5 are fixed as internal ports in the NXP LS1028A instantiation.
29 The CPU port property ("ethernet") configures the feature called "NPI port" in
31 connected, in the Node Processor Interface (NPI) mode, to an Ethernet port.
[all …]
Ddsa.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Ethernet Switch Device Tree Bindings
10 - Andrew Lunn <andrew@lunn.ch>
11 - Florian Fainelli <f.fainelli@gmail.com>
12 - Vivien Didelot <vivien.didelot@gmail.com>
15 This binding represents Ethernet Switches which have a dedicated CPU
16 port. That port is usually connected to an Ethernet Controller of the
23 pattern: "^(ethernet-)?switch(@.*)?$"
[all …]
Darrow,xrs700x.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - $ref: dsa.yaml#
13 - George McCollister <george.mccollister@gmail.com>
16 The Arrow SpeedChips XRS7000 Series of single chip gigabit Ethernet switches
18 RGMII ports and one RMII port and are managed via i2c or mdio.
23 - enum:
24 - arrow,xrs7003e
25 - arrow,xrs7003f
[all …]
Dmt7530.txt1 Mediatek MT7530 Ethernet switch
6 - compatible: may be compatible = "mediatek,mt7530"
9 - #address-cells: Must be 1.
10 - #size-cells: Must be 0.
11 - mediatek,mcm: Boolean; if defined, indicates that either MT7530 is the part
12 on multi-chip module belong to MT7623A has or the remotely standalone
17 - core-supply: Phandle to the regulator node necessary for the core power.
18 - io-supply: Phandle to the regulator node necessary for the I/O power.
19 See Documentation/devicetree/bindings/regulator/mt6323-regulator.txt
24 - reset-gpios: Should be a gpio specifier for a reset line.
[all …]
Dlan9303.txt1 SMSC/MicroChip LAN9303 three port ethernet switch
2 -------------------------------------------------
6 - compatible: should be
7 - "smsc,lan9303-i2c" for I2C managed mode
9 - "smsc,lan9303-mdio" for mdio managed mode
13 - reset-gpios: GPIO to be used to reset the whole device
14 - reset-duration: reset duration in milliseconds, defaults to 200 ms
21 Note: always use 'reg = <0/1/2>;' for the three DSA ports, even if the device is
23 auto-detected and mapped accordingly.
31 fixed-link { /* RMII fixed link to LAN9303 */
[all …]
Dmicrochip,ksz.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip KSZ Series Ethernet switches
10 - Marek Vasut <marex@denx.de>
11 - Woojung Huh <Woojung.Huh@microchip.com>
14 - $ref: dsa.yaml#
21 - microchip,ksz8765
22 - microchip,ksz8794
23 - microchip,ksz8795
[all …]
Dvitesse,vsc73xx.txt9 Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
10 Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
11 Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
12 Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
17 reside inside a SPI bus device tree node, see spi/spi-bus.txt
19 When the chip is connected to a parallel memory bus and work in memory-mapped
25 - compatible: must be exactly one of:
30 - gpio-controller: indicates that this switch is also a GPIO controller,
32 - #gpio-cells: this must be set to <2> and indicates that we are a twocell
37 - reset-gpios: a handle to a GPIO line that can issue reset of the chip.
[all …]
Dhirschmann,hellcreek.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - $ref: dsa.yaml#
13 - Andrew Lunn <andrew@lunn.ch>
14 - Florian Fainelli <f.fainelli@gmail.com>
15 - Vivien Didelot <vivien.didelot@gmail.com>
16 - Kurt Kanzenbach <kurt@linutronix.de>
19 The Hellcreek TSN Switch IP is a 802.1Q Ethernet compliant switch. It supports
26 - const: hirschmann,hellcreek-de1soc-r1
[all …]
/Linux-v5.15/drivers/net/dsa/sja1105/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 tristate "NXP SJA1105 Ethernet switch family support"
11 This is the driver for the NXP SJA1105 (5-port) and SJA1110 (10-port)
12 automotive Ethernet switch family. These are managed over an SPI
15 - SJA1105E (Gen. 1, No TT-Ethernet)
16 - SJA1105T (Gen. 1, TT-Ethernet)
17 - SJA1105P (Gen. 2, No SGMII, No TT-Ethernet)
18 - SJA1105Q (Gen. 2, No SGMII, TT-Ethernet)
19 - SJA1105R (Gen. 2, SGMII, No TT-Ethernet)
20 - SJA1105S (Gen. 2, SGMII, TT-Ethernet)
[all …]
/Linux-v5.15/Documentation/networking/dsa/
Dconfiguration.rst1 .. SPDX-License-Identifier: GPL-2.0
10 .. _dsa-config-showcases:
13 -----------------------
19 Every switch port acts as a different configurable Ethernet port
22 Every switch port is part of one configurable Ethernet bridge
26 Ethernet bridge.
27 The upstream port acts as different configurable Ethernet port.
32 Through DSA every port of a switch is handled like a normal linux Ethernet
33 interface. The CPU port is the switch port connected to an Ethernet MAC chip.
34 The corresponding linux Ethernet interface is called the master interface.
[all …]
Ddsa.rst14 to support Marvell Ethernet switches (MV88E6xxx, a.k.a Linkstreet product line)
22 An Ethernet switch is typically comprised of multiple front-panel ports, and one
24 presence of a management port connected to an Ethernet controller capable of
25 receiving Ethernet frames from the switch. This is a very common setup for all
26 kinds of Ethernet switches found in Small Home and Office products: routers,
27 gateways, or even top-of-the rack switches. This host Ethernet controller will
32 using upstream and downstream Ethernet links between switches. These specific
33 ports are referred to as "dsa" ports in DSA terminology and code. A collection
36 For each front-panel port, DSA will create specialized network devices which are
37 used as controlling and data-flowing endpoints for use by the Linux networking
[all …]
Dlan9303.rst2 LAN9303 Ethernet switch driver
5 The LAN9303 is a three port 10/100 Mbps ethernet switch with integrated phys for
6 the two external ethernet ports. The third port is an RMII/MII interface to a
24 When both user ports are joined to the same bridge, the normal HW MAC learning
29 If one of the user ports leave the bridge, the ports goes back to the initial
36 - Support for VLAN filtering is not implemented
37 - The HW does not support VLAN-specific fdb entries
/Linux-v5.15/Documentation/devicetree/bindings/net/
Dti,k3-am654-cpsw-nuss.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/ti,k3-am654-cpsw-nuss.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: The TI AM654x/J721E/AM642x SoC Gigabit Ethernet MAC (Media Access Controller) Device Tree Bi…
10 - Grygorii Strashko <grygorii.strashko@ti.com>
11 - Sekhar Nori <nsekhar@ti.com>
14 The TI AM654x/J721E SoC Gigabit Ethernet MAC (CPSW2G NUSS) has two ports
15 (one external) and provides Ethernet packet communication for the device.
16 The TI AM642x SoC Gigabit Ethernet MAC (CPSW3G NUSS) has three ports
[all …]
Dti,cpsw-switch.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/ti,cpsw-switch.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI SoC Ethernet Switch Controller (CPSW) Device Tree Bindings
10 - Grygorii Strashko <grygorii.strashko@ti.com>
11 - Sekhar Nori <nsekhar@ti.com>
14 The 3-port switch gigabit ethernet subsystem provides ethernet packet
15 communication and can be configured as an ethernet switch. It provides the
24 - const: ti,cpsw-switch
[all …]
Dmicrochip,sparx5-switch.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/net/microchip,sparx5-switch.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip Sparx5 Ethernet switch controller
10 - Steen Hegelund <steen.hegelund@microchip.com>
11 - Lars Povlsen <lars.povlsen@microchip.com>
14 The SparX-5 Enterprise Ethernet switch family provides a rich set of
15 Enterprise switching features such as advanced TCAM-based VLAN and
17 security through TCAM-based frame processing using versatile content
[all …]
Dmscc-ocelot.txt8 - compatible: Should be "mscc,vsc7514-switch"
9 - reg: Must contain an (offset, length) pair of the register set for each
10 entry in reg-names.
11 - reg-names: Must include the following entries:
12 - "sys"
13 - "rew"
14 - "qs"
15 - "ptp" (optional due to backward compatibility)
16 - "qsys"
17 - "ana"
[all …]
Dhisilicon-hns-nic.txt4 - compatible: "hisilicon,hns-nic-v1" or "hisilicon,hns-nic-v2".
5 "hisilicon,hns-nic-v1" is for hip05.
6 "hisilicon,hns-nic-v2" is for Hi1610 and Hi1612.
7 - ae-handle: accelerator engine handle for hns,
9 see Documentation/devicetree/bindings/net/hisilicon-hns-dsaf.txt
10 - port-id: is the index of port provided by DSAF (the accelerator). DSAF can
12 are called debug ports.
16 In NIC mode of DSAF, all 6 PHYs are taken as ethernet ports to the CPU. The
17 port-id can be 2 to 7. Here is the diagram:
18 +-----+---------------+
[all …]
Dfsl-fman.txt5 - FMan Node
6 - FMan Port Node
7 - FMan MURAM Node
8 - FMan dTSEC/XGEC/mEMAC Node
9 - FMan IEEE 1588 Node
10 - FMan MDIO Node
11 - Example
18 Due to the fact that the FMan is an aggregation of sub-engines (ports, MACs,
23 - compatible
32 - cell-index
[all …]
Dcavium-pip.txt1 * PIP Ethernet nexus.
3 The PIP Ethernet nexus can control several data packet input/output
5 several interfaces, and each interface may have several ports. These
6 ports might be an individual Ethernet PHY.
10 - compatible: "cavium,octeon-3860-pip"
14 - reg: The base address of the PIP's register bank.
16 - #address-cells: Must be <1>.
18 - #size-cells: Must be <0>.
21 - compatible: "cavium,octeon-3860-pip-interface"
25 - reg: The interface number.
[all …]
/Linux-v5.15/drivers/net/dsa/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
8 tristate "Broadcom Starfighter 2 Ethernet switch support"
16 This enables support for the Broadcom Starfighter 2 Ethernet
20 tristate "DSA mock-up Ethernet switch chip support"
23 This enables support for a fake mock-up switch chip which
37 tristate "MediaTek MT753x and MT7621 Ethernet switch support"
41 Ethernet switch chips.
44 tristate "Marvell 88E6060 ethernet switch chip support"
47 This enables support for the Marvell 88E6060 ethernet switch
63 tristate "Qualcomm Atheros QCA8K Ethernet switch family support"
[all …]
/Linux-v5.15/drivers/net/team/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 tristate "Ethernet team driver support"
6 multiple ethernet devices.
22 Basic mode where packets are transmitted always by all suitable ports.
24 All added ports are setup to have team's device address.
30 tristate "Round-robin mode support"
34 round-robin fashion using packet counter.
36 All added ports are setup to have team's device address.
48 All added ports are setup to have team's device address.
54 tristate "Active-backup mode support"
[all …]
/Linux-v5.15/arch/arm64/boot/dts/freescale/
Dfsl-ls1028a-kontron-sl28-var2.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * Device Tree file for the Kontron SMARC-sAL28 board.
5 * This is for the network variant 2 which has two ethernet ports. These
6 * ports are connected to the internal switch.
12 /dts-v1/;
13 #include "fsl-ls1028a-kontron-sl28.dts"
16 model = "Kontron SMARC-sAL28 (TSN-on-module)";
17 compatible = "kontron,sl28-var2", "kontron,sl28", "fsl,ls1028a";
21 phy0: ethernet-phy@5 {
23 eee-broken-1000t;
[all …]
/Linux-v5.15/arch/m68k/
DKconfig.devices1 # SPDX-License-Identifier: GPL-2.0
15 Use the power-on LED on your machine as a load meter. The exact
16 behavior is platform-dependent, but normally the flash frequency is
17 a hyperbolic function of the 5-minute load average.
19 # We have a dedicated heartbeat LED. :-)
52 tristate "NatFeat Ethernet support"
53 depends on ETHERNET && NATFEAT
56 which will emulate a regular ethernet device while presenting an
60 bool "Atari EtherNAT Ethernet support"
66 To compile the actual ethernet driver, choose Y or M for the SMC91X
[all …]
/Linux-v5.15/Documentation/hwmon/
Dmlxreg-fan.rst1 Kernel driver mlxreg-fan
6 - QMB700, equipped with 40x200GbE InfiniBand ports;
7 - MSN3700, equipped with 32x200GbE or 16x400GbE Ethernet ports;
8 - MSN3410, equipped with 6x400GbE plus 48x50GbE Ethernet ports;
9 - MSN3800, equipped with 64x1000GbE Ethernet ports;
14 board with Mellanox Quantum or Spectrume-2 devices.
36 This setup can be re-programmed with other registers.
39 -----------
45 device. PWM and tachometers are sensed through the on-board programmable
55 -----------------------------
[all …]
/Linux-v5.15/arch/powerpc/boot/
Dppcboot.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * This interface is used for compatibility with old U-boots *ONLY*.
18 * include/asm-ppc/ppcboot.h
40 unsigned char bi_enetaddr[6]; /* Ethernet address */
41 unsigned short bi_ethspeed; /* Ethernet speed in Mbps */
61 unsigned char bi_pci_enetaddr[6]; /* PCI Ethernet MAC address */
68 /* second onboard ethernet port */
74 /* third onboard ethernet ports */
79 /* fourth onboard ethernet ports */

12345678910>>...29