Searched +full:easic +full:- +full:n5x +full:- +full:clkmgr (Results 1 – 3 of 3) sorted by relevance
| /Linux-v6.1/Documentation/devicetree/bindings/clock/ |
| D | intel,easic-n5x.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/intel,easic-n5x.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Intel SoCFPGA eASIC N5X platform clock controller binding
10 - Dinh Nguyen <dinguyen@kernel.org>
13 The Intel eASIC N5X Clock controller is an integrated clock controller, which
18 const: intel,easic-n5x-clkmgr
20 '#clock-cells':
30 - compatible
[all …]
|
| /Linux-v6.1/arch/arm64/boot/dts/intel/ |
| D | socfpga_n5x_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0
8 model = "eASIC N5X SoCDK";
9 compatible = "intel,n5x-socdk", "intel,socfpga-agilex";
19 stdout-path = "serial0:115200n8";
29 sdram_edac: memory-controller@f87f8000 {
30 compatible = "snps,ddrc-3.80a";
38 &clkmgr {
39 compatible = "intel,easic-n5x-clkmgr";
44 phy-mode = "rgmii";
45 phy-handle = <&phy0>;
[all …]
|
| /Linux-v6.1/drivers/clk/socfpga/ |
| D | clk-agilex.c | 1 // SPDX-License-Identifier: GPL-2.0
6 #include <linux/clk-provider.h>
11 #include <dt-bindings/clock/agilex-clock.h>
13 #include "stratix10-clk.h"
18 { .fw_name = "cb-intosc-hs-div2-clk",
19 .name = "cb-intosc-hs-div2-clk", },
20 { .fw_name = "f2s-free-clk",
21 .name = "f2s-free-clk", },
27 { .fw_name = "cb-intosc-hs-div2-clk",
28 .name = "cb-intosc-hs-div2-clk", },
[all …]
|
